4.3 When processor designers consider a possible improvement to the processor datapath, the decision usually depends on the cost/performance trade-off. In the following three problems, assume that we are starting with a datapath from Figure 4.2, where I-Mem, Add, Mux, ALU, Regs, D-Mem, and Control blocks have latencies of 400 ps, 100 ps, 30 ps, 120 ps, 200 ps, 350 ps, and 100 ps, respectively, and costs of 1000, 30, 10, 100, 200, 2000, and 500, respectively.

Consider the addition of a multiplier to the ALU. This addition will add 300 ps to the latency of the ALU and will add a cost of 600 to the ALU. The result will be 5% fewer instructions executed since we will no longer need to emulate the MUL instruction.

- **4.3.1** [10] < \$4.1 > What is the clock cycle time with and without this improvement?
- **4.3.2** [10] <\$4.1> What is the speedup achieved by adding this improvement?
- 4.3.3 [10] <\$4.1> Compare the cost/performance ratio with and without this improvement. 4.3.3) Coste 是 Gompanent 是 如本中的现在,如此 I Mann, Lx And, 3 x MUX,ALU、13eg,D Menn,Control Block 01分列 Gompanent 为 知识,是 Component 如 cost是 对结构现 1000 + 3x30 + 3x10 + 100 + 2x00 + 2x00




FIGURE 4.2 The basic implementation of the MIPS subset, including the necessary multiplexors and control lines. The top multiplexor ("Mux") controls what value replaces the PC (PC + 4 or the branch destination address); the multiplexor is controlled by the gate that "ANDs" together the Zero output of the ALU and a control signal that indicates that the instruction is a branch. The middle multiplexor, whose output returns to the register file, is used to steer the output of the ALU (in the case of an arithmetic-logical instruction) or the output of the data memory (in the case of a load) for writing into the register file. Finally, the bottommost multiplexor is used to determine whether the second ALU input is from the registers (for an arithmetic-logical instruction or a branch) or from the offset field of the instruction (for a load or store). The added control lines are straightforward and determine the operation performed at the ALU, whether the data memory should read or write, and whether the registers should perform a write operation. The control lines are shown in color to make them easier to

4.4.2 [10] <§4.3> Consider a datapath similar to the one in Figure 4.11, but for a processor that only has one type of instruction: unconditional PC-relative branch. What would the cycle time be for this datapath?




FIGURE 4.11 The simple datapath for the core MIPS architecture combines the elements required by different instruction classes. The components come from Figures 4.6, 4.9, and 4.10. This datapath can execute the basic instructions (load-store word, ALU operations, and branches) in a single clock cycle. Just one additional multiplexor is needed to integrate branches. The support for jumps will be added later.

Stuck of zero faults stuck at I fault Lagic의 발가 함을 0, I 인 경험하다. 이 건물 라스트리가 귀하면 Logic 으로 들어간 신화가 하면 값이 되는지 화아하는데 이 경우 당한만 데 된 로그리라이로 이 면 되었습니다.

4.6.2 [10] <\\$4.3, 4.4> Repeat 4.6.1 for a stuck-at-1 fault. Can you use a single test for both stuck-at-0 and stuck-at-1? If yes, explain how; if no, explain why not.

(4.6.2 풀이 참고를 위해 첨부하였습니다. 4.6.1은 풀지 않으셔도 됩니다.)

4.6.1 [10] <§§4.3, 4.4> Let us assume that processor testing is done by filling the PC, registers, and data and instruction memories with some values (you can choose which values), letting a single instruction execute, then reading the PC, memories, and registers. These values are then examined to determine if a particular fault is present. Can you design a test (values for PC, memories, and registers) that would determine if there is a stuck-at-0 fault on this signal?

4.7 In this exercise we examine in detail how an instruction is executed in a single-cycle datapath. Problems in this exercise refer to a clock cycle in which the processor fetches the following instruction word:

101011000110001000000000000010100.

Assume that data memory is all zeros and that the processor's registers have the following values at the beginning of the cycle in which the above instruction word is fetched:

r0	r1	r2	r3	r4	r5	r6	r8	r12	r31
0	-1	2	-3	-4	10	6	8	2	-16

4.7.1 [5] <\$4.4> What are the outputs of the sign-extend and the jump "Shift left 2" unit (near the top of Figure 4.24) for this instruction word?

 Instruction [25:0] & shift left 2 7




FIGURE 4.24 The simple control and datapath are extended to handle the jump instruction. An additional multiplexor (at the upper right) is used to choose between the jump target and either the branch target or the sequential instruction following this one. This multiplexor is controlled by the jump control signal. The jump target address is obtained by shifting the lower 26 bits of the jump instruction left 2 bits, effectively adding 00 as the low-order bits, and then concatenating the upper 4 bits of PC + 4 as the high-order bits, thus yielding a 32-bit address.

4.8 In this exercise, we examine how pipelining affects the clock cycle time of the processor. Problems in this exercise assume that individual stages of the datapath have the following latencies:

IF	ID	EX	MEM	WB
250ps	350ps	150ps	300ps	200ps

Also, assume that instructions executed by the processor are broken down as

Instruction Decode= spit elet.

follows:

alu	beq	lw	sw	ioly: 기장인 latency를 가지고 있음.
45%	20%	20%	15%	pipeline or 14th 73th Latency > Clock cycle time old.
				IDH SPHEM ID1, ID1) 424 175 PSE >14DE
[10]		1		>FSE latency of the clock cycle time MEM 300 ps

4.8.3 [10] <§4.5> If we can split one stage of the pipelined datapath into two new stages, each with half the latency of the original stage, which stage would you split and what is the new clock cycle time of the processor?

- a. Assembly lines in automobile manufacturing
- **b.** Suspension bridge cables
- c. Aircraft and marine navigation systems that incorporate wind information
- d. Express elevators in buildings (d번만 풀이하시면 됩니다.)
- **1.5** [4] <\$1.6> Consider three different processors P1, P2, and P3 executing the same instruction set. P1 has a 3 GHz clock rate and a CPI of 1.5. P2 has a 2.5 GHz clock rate and a CPI of 1.0. P3 has a 4.0 GHz clock rate and has a CPI of 2.2. Clock > P1: 36Hz + 35109Hz × 10 = 30×109 s P1. (50 × 30×109 = 200×109 s) P2: 2.56Hz + 305109Hz × 10 = 20×109 s P2. (50 × 30×109 = 200×109 s) P3: 405Hz + 4
- a. Which processor has the highest performance expressed in instructions per second?
- b. If the processors each execute a program in 10 seconds, find the number of cycles and the number of instructions.
- **c.** We are trying to reduce the execution time by 30% but this leads to an increase of 20% in the CPI. What clock rate should we have to get this time reduction?

1.6 [20] <\$1.6> Consider two different implementations of the same instruction set architecture. The instructions can be divided into four classes according to their CPI (class A, B, C, and D). P1 with a clock rate of 2.5 GHz and CPIs of 1, 2, 3, and 3, and P2 with a clock rate of 3 GHz and CPIs of 2, 2, 2, and 2.

Given a program with a dynamic instruction count of 1.0E6 instructions divided into classes as follows: 10% class A, 20% class B, 50% class C, and 20% class D, which implementation is faster? Total time: Program Count x CPIX clock cycle time => CPI x Clock vorte = Total time

a. What is the global CPI for each implementation? Tex: (Class 2/2/201 CPI) x clock rote CPU Time = Instruction Count x CPI x Clack Cycle Time => CPI = CPU Time x Clack rate x Instruction Count = (1×1×10 + 2×2×10 + 5×3×10 + 2×3×10)× 25×109 \therefore CPI P₄ = $(10.4 \times 10^{-4}) \times (2.5 \times 10^{9}) \times \frac{1}{10^{6}} = 26 \times 10^{-4} = 26$ TP.: (1 x x x 105 + 2 x 2 x 105 + 5 x 2 x 105 + 2 x 2 x 105) x 70 30 x 109 CPI $P_{2} = (6.66 \times 10^{-4}) \times (3 \times 10^{9}) \times \frac{1}{10^{6}} = \frac{10.0}{10^{6}} \times 10^{-4} = 2.0$

= 6.66×10⁻⁴s ... TP, >TP, TP, xet 1012ch. **1.8** The Pentium 4 Prescott processor, released in 2004, had a clock rate of 3.6 GHz and voltage of 1.25 V. Assume that, on average, it consumed 10 W of static power and 90 W of dynamic power.

The Core i5 Ivy Bridge, released in 2012, had a clock rate of 3.4 GHz and voltage of 0.9 V. Assume that, on average, it consumed 30 W of static power and 40 W of dynamic power. TETED SUSSER Devices on SUDDED DEVICE FORE POWER SUBJECT ON SUDDED DEVICE FORE POWER SUBJECT OF SUBJECT OF

Dynami'c power ox 1x copacitive loods x V2x Frequency switched (clock note 21 >16)

1.8.1 [5] <§1.7> For each processor find the average capacitive loads.

Capacitive loads Capacitive loads

Pertium 4: $2 \times 9000 \times \left(\frac{100}{125}\right)^2 \times \frac{10}{36 \times 10^9} = 32 \times 10^{-8} \text{ F}$ => $2 \times \text{Dynamic Rower} \times \frac{1}{\text{U}_2} \times \frac{1}{\text{clockrate}}$ Core I5: $2 \times 4000 \times \left(\frac{10}{9}\right)^2 \times \frac{10}{34 \times 10^9} = 29.0486... \times 10^{-9} \Rightarrow 2.9 \times 10^{-8} \text{ F}$ [편]: FI (교)경)

- **1.10** Assume a 15 cm diameter wafer has a cost of 12, contains 84 dies, and has 0.020 defects/cm². Assume a 20 cm diameter wafer has a cost of 15, contains 100 dies, and has 0.031 defects/cm². die area = wolfer aven/dies per wolfer area | dies per wolfer area | dies per wolfer area | dies per area | dies area | dies
- defects per area unit increases by 15%, find the die area and yield.

die avea 15cm: (7.5) × TX × 10 = 1.9115...=1.91cm2 | yield = 1/(1+(0.020×1.15×1.91×½)) = 0.950476... (長できま14型用) Dom: ((の)*× で× 1000 × 1/1

- **1.11** The results of the SPEC CPU2006 bzip2 benchmark running on an AMD Barcelona has an instruction count of 2.389E12, an execution time of 750 s, and a
- of the benchmark is increased by 10% without affecting the CPI. 10%
- **1.11.5** [5] < § 1.6, 1.9> Find the change in the SPECratio for this change.

SPECratio = reference time / CPU time 1,11,301/4 CPV time of 10% 3/3/003 SPEC ratio x / => 10% 21/21th. SPEC vortio although SPEC routio (CPUtime 3/4)
SPEC vortio (CPUtime 3/4) CPO time 包 reference time/cpu time ? CPU Home ?

- **1.12** Section 1.10 cites as a pitfall the utilization of a subset of the performance equation as a performance metric. To illustrate this, consider the following two processors. P1 has a clock rate of 4 GHz, average CPI of 0.9, and requires the execution of 5.0E9 instructions. P2 has a clock rate of 3 GHz, an average CPI of 0.75, and requires the execution of 1.0E9 instructions.
- **1.12.1** [5] <§§1.6, 1.10> One usual fallacy is to consider the computer with the largest clock rate as having the largest performance. Check if this is true for P1 and

largest clock rate as having the largest performance. Check if this is true for P1 a

P2.
$$N = \frac{P_1}{P_2} = \frac{T_2}{T_1}$$
 $T_{P_1} = (5 \times 10^9) \times 0.9 \times \frac{1}{4 \times 10^9} = 1.125$
 $T_{P_2} = (1 \times 10^9) \times 0.07 \times \frac{1}{4 \times 10^9} = 0.25$
 $T_{P_3} = T_4 \times 10^9 \times 0.07 \times \frac{1}{3 \times 10^9} = 0.25 \times 10^9 \times 0.07 \times 10^9 \times 10^9$

- **1.13** Another pitfall cited in Section 1.10 is expecting to improve the overall performance of a computer by improving only one aspect of the computer. Consider a computer running a program that requires 250 s, with 70 s spent executing FP instructions, 85 s executed L/S instructions, and 40 s spent executing branch instructions.
- **1.13.2** [5] <\$1.10> By how much is the time for INT operations reduced if the total time is reduced by 20%? before reduced: $T_{Total} = 250$, INT = $T_{Total} = (FP + LS + browch)$

before reduced:
$$T_{\text{total}} = 250$$
, $IUT = T_{\text{total}} - (FP + LS + brounch)$

$$= 250 - 19S = S5$$
After reduced: $T_{\text{total}} = 250 \times 0.8$

$$= 200$$
, $IUT = T_{\text{total}} - (FP + LS + brounch)$

$$= 200 - 19S = 5$$

$$: 91%$$

- **1.14** Assume a program requires the execution of 50×106 FP instructions, 110×106 INT instructions, 80×106 L/S instructions, and 16×106 branch instructions. The CPI for each type of instruction is 1, 1, 4, and 2, respectively. Assume that the processor has a 2 GHz clock rate.
- **1.14.1** [10] <\$1.10> By how much must we improve the CPI of FP instructions if we want the program to run two times faster?