

A Branch
input
A1
A2
A3
A4
Ax
S4
S3
S2
S1
Channel Attention
Multiplication
Element wise
Models
RCE
SGC
SGC
B Branch
B1
B2
B3
B4
Bx
P1
P2
P3
P4
CSP
Output
RCE
A2
Ax
1x1 Conv
sigmoid
R
1x1 Conv
softmax
Ac
1x1 Conv
normalization
C
S1&S2 SGC
Soft Double-Ring Sector Partition
Dw 1x1 Conv
1x1 Conv
Cross-sector Interaction Multi-head Self-Attention
Reliability-aware Gate
mapping
Fusion
CSP
S
P3
Geometry prior
Bridge
DWT
Sub-band Gate
IDWT
Gate injection
sigmoid
mapping