

Computer Architecture Midterm Exam

2. Arithmetic for Computer (25%)

2.1 (5%)

What is the binary value of -375 (using 2-s complement).

A: _____

2.2 (5%)

What is the binary bit pattern representation of 7.640625 (using double precision).

A: _____

2.3 (15%) Floating arithmetic

Calculate $2.78125 + 0.4375$ by hand, assume 1 guard, 1 round bit and 1 sticky bit, and round to the nearest even. Show all the steps, write your answers in single precision floating point format, show all the necessary steps.

3. Instruction (35%)

3.1 (5%)

Translate the following RISC-V assembly code into the binary and the hex: `jal x1, 200`

A: _____

3.2 (15%)

The following code fragment processes two arrays, A and B, and produces an outcome value stored in register `t0`. Assume that each array consists of 2500 words with values ranging from 0 to 2499. The base addresses of A and B are stored in registers `a0` and `a1`, respectively, and their sizes (2500) are stored in registers `a2` and `a3`. **Translate this code fragment into C code.** Specifically, what value will be returned in `t0`?

```
1      slli a2, a2, 2
2      slli a3, a3, 2
3      add  t0, zero, zero
4      add  t1, zero, zero
5  outer:
6      add  t4, a0, t1
7      lw   t4, 0(t4)
8      add  t2, zero, zero
9  inner:
10     add  t3, a1, t2
11     lw   t3, 0(t3)
12     bne  t3, t4, skip
13     addi t0, t0, 1
14  skip:
15     addi t2, t2, 4
16     bne  t2, a3, inner
17     addi t1, t1, 4
18     bne  t1, a2, outer
```

(1) Translation:

(2) The value of `t0` = _____

3.3 (15%)

Implement the following C code in RISC-V. Partial assembly code is provided. Complete the remaining code in the boxes. The modulo operation can be implemented in two ways: by combining multiplication and division instructions, or by directly using the modulo instruction `rem`:

```
rem rd, rs1, rs2 (comment: rd=rs1%rs2)
```

For readability, use register names like `zero`, `ra`, `sp`, `t0`, `a0`, etc., instead of `x0`, `x1`, `x2`, `x5`, `x10`, etc.

C Code:

```
1 int gcd(int a, int b) {
2     if (b == 0) return a;
3     return gcd(b, a % b);
4 }
5
6 int main() {
7     int num1 = gcd(10, 5);
8     return 0;
9 }
```

RISC-V Assembly Code:

```
1  MAIN:
2      addi sp, sp, -16      # stack space
3      sw   ra, 12(sp)      # return address
4      addi a0, zero, 10    # parameter 1 for gcd
5      addi a1, zero, 5     # parameter 2 for gcd
6      jal  ra, GCD         # call GCD
7      add  t0, a0, zero    # save GCD result
8      addi a0, zero, 0     # return value of MAIN
9      lw   ra, 12(sp)      # restore return address
10     addi sp, sp, 16      # deallocate stack space
11     jalr zero, 0(ra)     # return
12
13  GCD:
14      #
15      # (Your code here)
16      #
17      # if b!=0, go to ELSE
18      #
19      #
20      #
21
22  ELSE:
```

```

23      #
24      # (Your code here)
25      #
26      #
27      #

```

4. Single cycle processor (20%)

(Note: The following questions refer to a diagram of a single-cycle processor datapath.)

4.1 (10%)

Suppose you are adding "jalr" instruction to a single cycle processor shown above, modify the figure and add any necessary datapaths and control signals.

4.2 (5%)

Complete the table below. You can add columns if necessary.

INSTRUCTION	ALUSRC	MEMTOREG	REGWRITE	MEMREAD	MEMWRITE	BRANCH	ALUOP1	ALUOP0
R-format	0	0	1	0	0	0	1	0
lw	1	1	1	1	0	0	0	0
sw	1	X	0	0	1	0	0	0
beq	0	X	0	0	0	1	0	1
jalr								

4.3 (5%)

Consider the initial single-cycle datapath (before adding `jalr` instruction). Can we use other existing control signal(s) to implement the `MemtoReg` control signal? Please explain the reason.