

## NMJ31804 – Principles of Computer Architecture SEMESTER 2, 2021/22

## LAB 4) Design of Memory Module RAM and ROM

Name: TAN YI JIE

**Matric Number: 191020976** 

Program code: RK20 - Computer Engineering

## Task 1




Figure 1: Verilog Code for lab3task1 Module

Figure 1 shows that the compilation of the lab3task1 module is successful. This module is the top level module which is the integration of all module.

```
X
                                        ram/ram.v 🛛 🌵 control/control.v 🖸 🍑 Compilation Report - lab3task1 🖸
module rom (clk, s_ROM, s_Address, s_Data);
      input clk, s_ROM;
 3
     input [1:0] s_Address;
 4
     output [7:0] s_Data;
  5
     reg [7:0] s Data;
     always @(negedge clk)
 8
        if (s ROM)
    9
          begin
 10
    case(s_Address)
 11
             2'b00: s_Data <= 8'b10000001; //s_Data=81H
 12
             2'b01: s_Data <= 8'b10000010; //s_Data=82H
             2'b10: s Data <= 8'b100000011; //s Data=83H
 13
 14
             2'bll: s_Data <= 8'bl0000100; //s_Data=84H
 15
             endcase
 16
           end
 17
        else
 18
             s_Data <= 8'bz;
      endmodule
 19
 20
```

Figure 2: Verilog Code for rom Module

Figure 2 shows the Verilog code for module of ROM.

```
📦 lab3task1/lab3task1.v 🔃 , rom/rom.v 🔃 🔷 ram/ram.v 🔞 🔷 Control/control.v 🔯 🍑 Compilation Report - lab3task1 🔯
疆 | AA 🔩 (ず | 享 宴 | ① () ↑ 10 () () () () 🔼 | ② | 255 ab/ | ⇒ 🖫 🖫 🖫
        module ram (clk, s_RAM, s_read, s_Address, s_Data, Data_Output);
        input clk, s_RAM, s_read;
       input [1:0] s_Address;
input [7:0] s_Data;
       output [7:0] Data_Output;
reg [7:0] memory [3:0];
reg [7:0] Data_Output;
        always @(posedge clk)
 10 🗎 begin
 11
               if(s RAM)
 12
                  memory[s_Address] <= s_Data;</pre>
 13
14
               if(s read)
                  Data_Output <= memory[s_Address];
 15
 16
                  Data_Output <= 8'bz;
 17
           end
 18
       endmodule
 19
```

Figure 3: Verilog Code for ram Module

Figure 3 shows the Verilog code for module of RAM.

```
🍑 lab3task1/lab3task1.v 🗵 🏻 🇼 rom/rom.v 🗵 🔷 ram/ram.v 🖂 🔷 control/control.v 🔼 🝑 Compilation Report - lab3task1 🔝
module control(clk, rst, s_Address, s_ROM, s_RAM, s_read);
        input clk, rst;
output s_ROM, s_RAM, s_read;
        output [1:0] s Address;
parameter [2:0] s1 = 3'b000, s2 = 3'b001, s3 = 3'b010, s4 = 3'b011, s5 = 3'b100, s6 = 3'b101, s7 = 3'b110, s8 = 3'b111;
        reg [2:0] present, next;
reg [1:0] s_Address;
reg [1:0] s_ROM, s_RAM, s_read;
         always @(present)
 10
 11
12
            begin
case(present)
      13
14
                     begin
next <= s2;
                        s_Address <= 2'b00;
s_ROM <= 1'b1;
s_RAM <= 1'b1;
 15
 16
17
 18
19
                         s_read <= 1'b0;
 21
22
      h
                s2: begin
next <= s3;</pre>
                       next <= s3;
s_Address <= 2'b01;
s_ROM <= 1'b1;
s_RAM <= 1'b1;
s_read <= 1'b0;
end</pre>
 23
24
 25
 26
```

```
s3: begin
next <= s4;
30
31
                                     s_Address <= 2'bl0;
s_ROM <= 1'bl;
s_RAM <= 1'bl;
32
33
35
36
                         s4: begin
next <= s5;
37
38
39
40
41
                                    next <= s5;
s_Address <= 2'bl1;
s_ROM <= 1'bl;
s_RAM <= 1'bl;
s_read <= 1'b0;
42
43
44
45
46
47
48
                        s5: begin
                                     next <= s6;
                                    next <= Sb;
s_Address <= 2'b00;
s_ROM <= 1'b0;
s_RAM <= 1'b0;
s_read <= 1'b1;
end</pre>
49
50
51
52
53
        F
                                     next <= s7;
54
                                    s_Address <= 2'b01;
s_ROM <= 1'b0;
s_RAM <= 1'b0;
s_read <= 1'b1;
56
57
58
59
                        s7: begin
next <= s8;
        ₽
61
62
                                    next <= so;
s_Address <= 2'bl0;
s_ROM <= 1'b0;
s_RAM <= 1'b0;
s_read <= 1'b1;
end</pre>
63
64
65
66
67
68
69
        s8:
                                     begin
                                    begin
next <= s1;
s_Address <= 2'bl1;
s_ROM <= 1'b0;
s_RAM <= 1'b0;
s_read <= 1'b1;</pre>
70
71
72
73
74
75
76
77
78
79
                        endcase
                   always @(posedge clk or negedge rst)
80 ⊟
81 |
                        begin
if(rst == 0)
                                     present <= sl;</pre>
                               else
83
84
                                    present <= next;
85
86
                         end
           endmodule
```

Figure 4: Verilog Code for control Module

Figure 4 shows the Verilog code for module of control unit which is the finite state machine.




Figure 5: Simulation Result for lab3task1 Module

Figure 5 shows the simulation result for the lab3task1 module. All the output data for Trace\_Address, Trace\_Data, and Data\_Output will have specific result in hexadecimal radix and the result will reflect it during each of the positive edge of the clock. During the second negative edge cycle of the clock, the system will read the value of Trace\_Data from ROM and store in RAM, then it will read the RAM value after the sixth positive edge cycle of the clock such as 80, 81, 82, and 83. Otherwise, the output data for Trace\_Data and Data\_Output will show "ZZ".

## Task 2




Figure 6: Verilog Code for lab3task2 Module

Figure 6 shows that the compilation of the lab3task2 module is successful. This module is the top level module which is the integration of all module.

```
🐞 lab3task2/lab3task2.v 🖫 🌑 rom1from1.v 🔃 🔷 rom2from2.v 🖫 🔷 rom2from2.v 🖫 🔷 rom2from2.v 🖫 🔷 control/control.v 🖾 🔷 adder/adder.v 🔀 🕹 Compilation Report - lab3task2 🔀
module roml(clk, s_ROM1, s_Address, s_Datal);
       input clk, s_ROM1;
input [1:0] s_Address;
output [7:0] s_Datal;
      reg [7:0] s_Datal;
      always @(negedge clk)
         if (s_ROM1)
  9
     begin
                case(s_Address)
 10
     11
                2'b00: s_Data1 <= 8'b010000000; //s_Data=40H
                2'b01: s_Data1 <= 8'b01000001; //s_Data=41H
 13
                2'b10: s_Data1 <= 8'b010000010; //s_Data=42H
 14
               2'bl1: s_Data1 <= 8'b01000011; //s_Data=43H
 15
                endcase
 18
                s_Datal <= 8'bz;
      endmodule
 19
```

Figure 7: Verilog Code for rom1 Module

Figure 7 shows the Verilog code for module of ROM1.

```
🗼 lab3task2/lab3task2.v 🔃 🍁 rom1/rom1.v 🔃 🔷 rom2/rom2.v 🔀 🔷 rom2/rom2.v 🔀 🔷 rom1/rom.v 🔃 🔷 control/control.v 🖂 🔷 adder/adder.v 🔀 쉋 Compilation Report - lab3task2 🔀
module rom2(clk, s_ROM2, s_Address, s_Data2);
          input clk, s_ROM2;
input [1:0] s_Address;
output [7:0] s_Data2;
reg [7:0] s_Data2;
         always @(negedge clk)
               if (s_ROM2)
        begin
                        case(s_Address)
                       case(s Address)
2'b00: s_Data2 <= 8'b01100101; //s_Data=65H
2'b01: s_Data2 <= 8'b01100110; //s_Data=66H
2'b10: s_Data2 <= 8'b01100111; //s_Data=67H
2'b11: s_Data2 <= 8'b01101000; //s_Data=68H</pre>
  11
  13
  15
                        endcase
                   end
  17
              else
                       s_Data2 <= 8'bz;
  19
          endmodule
```

Figure 8: Verilog Code for rom2 Module

Figure 8 shows the Verilog code for module of ROM2.

```
🔷 lab3task2/lab3task2.v 🔃 া orn1/rom1.v 🔃 orn0/rom2.v 🔃 orn0/rom2.v 🔃 orn0/rom2.v 🔃 orn0/rom2.v orn0/rom2.v orn0/rom2.v orn0/rom2.v
module ram (clk, s RAM, s read, s Address, s Data, Data Output);
input clk, s RAM, s read;
input [1:0] s Address;
input [7:0] s Data;
output [7:0] Data Output;
reg [7:0] memory [3:0];
        reg [7:0] Data_Output;
        always @(posedge clk)
 10
         begin
 11
12
               if(s RAM)
                  memory[s_Address] <= s_Data;</pre>
 13
 14
                  Data_Output <= memory[s_Address];</pre>
 16
                  Data Output <= 8'bz;
       endmodule
```

Figure 9: Verilog Code for ram Module

Figure 9 shows the Verilog code for module of RAM.

```
🌵 lab 3task2/jab 3task2.v 🗵 🌵 rom1/rom1.v 🔃 🔷 rom2/rom2.v 🔃 🔷 rom2/rom2.v 🔃 🔷 control/control.v 🖸 🔷 adder/jadder.v 🖫 🔷 Compilation Report - lab 3task2 🖫
Tag (1 The Term of the Control (clk, rst, s_Address, s_ROM1, s_ROM2, s_RAM, s_read);
input clk, rst;
output s_ROM1, s_ROM2, s_RAM, s_read;
output [1:0] s_Address;
parameter [2:0] s1 = 3'b000, s2 = 3'b001, s3 = 3'b010, s4 = 3'b011, s5 = 3'b100, s6 = 3'b101, s7 = 3'b110, s8 = 3'b111;
reg [2:0] present, next;
reg [1:0] s_ROM1, s_ROM2, s_RAM, s_read;
reg [1:0] s_ROM1, s_ROM2, s_RAM, s_read;
       always @(present)

begin
  10
 11
12
13
14
15
        case (present)
                              begin
next <= s2;</pre>
                      sl:
                              next <= s2;
s_Address <= 2'b00;
s_ROM1 <= 1'b1;
s_ROM2 <= 1'b1;
s_RAM <= 1'b1;
s_read <= 1'b0;
end</pre>
 16
17
 18
19
 20
21
  22
         s2:
                              begin
                              pegin
next <= s3;
s_Address <= 2'b01;
s_ROM1 <= 1'b1;
s_ROM2 <= 1'b1;
s_RAM <= 1'b1;</pre>
 23
24
 25
26
 27
 28
                                next <= s4;
 30
 31
                                 s_Address <= 2'bl0;
 32
                                s_ROM <= 1'b1;
s_RAM <= 1'b1;
 33
                                 s_read <= 1'b0;
 35
 36
 37
38
                               begin
next <= s5;</pre>
         s4:
                                s_Address <= 2'bl1;
s_ROM <= 1'bl;
s_RAM <= 1'bl;
 39
 40
                                 s_read <= 1'b0;
 42
 43
 44
45
        Ė
                      s5: begin
                                next <= s6;
                                s_Address <= 2'b00;
s_ROM <= 1'b0;
s_RAM <= 1'b0;
 47
48
 49
50
                                s read <= 1'bl;
 51
52
        53
                      s6: begin
                                next <= s7;
 54
 55
                                 s_Address <= 2'b01;
                                s_ROM <= 1'b0;
s_RAM <= 1'b0;
 56
 58
                                 s_read <= 1'b1;
 59
 60
        ₿
                      s7:
 61
                                begin
 62
                                next <= s8;
                                s_Address <= 2'bl0;
s_ROM <= 1'b0;
s_RAM <= 1'b0;
s_read <= 1'b1;
 63
64
 65
 66
 68
 69
        next <= sl;
 70
71
                                s Address <= 2'bl1;
                                s_ROM <= 1'b0;
s_RAM <= 1'b0;
 72
73
74
75
76
77
                                s_read <= 1'b1;
                      endcase
                 end
                 always @(posedge clk or negedge rst)
 80 <del>|</del>
81 |
                           if(rst == 0)
```

Figure 10: Verilog Code for control Module

Figure 10 shows the Verilog code for module of control unit which is the finite state machine.

Figure 11: Verilog Code for adder Module

Figure 11 shows the Verilog code for module of adder.




Figure 12: Simulation Result for lab3task2 Module

Figure 12 shows the simulation result for the lab3task2 module. All the output data for Trace\_Address, Trace\_Data1, Trace\_Data2, and Data\_Output will have specific result in hexadecimal radix and the result will reflect it during each of the negative edge of the clock. During the third negative edge cycle of the clock, the system will read the value of Trace\_Data1 from ROM1 and Trace\_Data2 from ROM2 then under the operation of adder and the result will store in RAM, then it will read the RAM value after the seventh positive edge cycle of the clock such as A5, A7, A9, and AB. Otherwise, the output data for Trace\_Data1, Trace\_Data2, and Data\_Output will show "ZZ".




Figure 13: Flowchart of the system

Figure 13 shows the figure of the system for lab3task2 module.