Virtual Memory: Systems

Introduction to Computer Systems 21st Lecture, Nov. 23, 2022

Instructors:

Class 1: Chen Xiangqun, Liu Xianhua

Class 2: Guan Xuetao

Class 3: Lu Junlin

Today

- Virtual memory questions and answers
- Simple memory system example
- Case study: Core i7/Linux memory system
- Memory mapping

Virtual memory reminder/review


Programmer's view of virtual memory

- Each process has its own private linear address space
- Cannot be corrupted by other processes

System view of virtual memory


- Uses memory efficiently by caching virtual memory pages
 - Efficient only because of locality
- Simplifies memory management and programming
- Simplifies protection by providing a convenient interpositioning point to check permissions

Recall: Virtual Memory & Physical Memory




 A page table contains page table entries (PTEs) that map virtual pages to physical pages.

Recall: Address Translation With a Page Table



Recall: Address Translation: Page Hit




- 1) Processor sends virtual address to MMU
- 2-3) MMU fetches PTE from page table in memory
- 4) MMU sends physical address to cache/memory
- 5) Cache/memory sends data word to processor

Question #1

Are the PTEs cached like other memory accesses?

Yes (and no: see next question)

Page tables in memory, like other data



VA: virtual address, PA: physical address, PTE: page table entry, PTEA = PTE address

Question #2

■ Isn't it slow to have to go to memory twice every time?


Yes, it would be... so, real MMUs don't

Speeding up Translation with a TLB

- Page table entries (PTEs) are cached in L1 like any other memory word
 - PTEs may be evicted by other data references
 - PTE hit still requires a small L1 delay
- Solution: Translation Lookaside Buffer (TLB)
 - Small, dedicated, super-fast hardware cache of PTEs in MMU
 - Contains complete page table entries for small number of pages


Translation Lookaside Buffer (TLB)

A small cache of page table entries with fast access by MMU



Typically, a TLB hit eliminates the k memory accesses required to do a page table lookup.

TLB Miss



A TLB miss incurs an additional memory access (the PTE)

Fortunately, TLB misses are rare. Why?

Question #3

Isn't the page table huge? How can it be stored in RAM?

■ Yes, it would be... so, real page tables aren't simple arrays

Multi-Level Page Tables

Suppose:


4KB (2¹²) page size, 64-bit address space, 8-byte PTE

Problem:


- Would need a 32,000 TB page table!
 - \bullet 2⁶⁴ * 2⁻¹² * 2³ = 2⁵⁵ bytes

Common solution:

- Multi-level page tables
- Example: 2-level page table
 - Level 1 table: each PTE points to a page table (always memory resident)
 - Level 2 table: each PTE points to a page (paged in and out like any other data)




A Two-Level Page Table Hierarchy



Translating with a k-level Page Table

Having multiple levels greatly reduces page table size



Question #4

Aren't the TLB contents wrong after a context switch?

- Yes, they would be, so something must be done..
 - Option 1: flush TLB on context switch
 - Option 2: associate a process ID with each TLB entry

Today

- Virtual memory questions and answers
- Simple memory system example
- Case study: Core i7/Linux memory system
- Memory mapping

Address of word:
t bits s bits

data begins at this offset

CT

s bits b bits

index offset

E = 2^e lines per set

S = 2s sets

valid bit

Review of Symbols

Basic Parameters

- N = 2ⁿ: Number of addresses in virtual address space
- M = 2^m: Number of addresses in physical address space
- **P = 2**^p : Page size (bytes)

Components of the virtual address (VA)

TLBI: TLB index

TLBT: TLB tag

VPO: Virtual page offset

VPN: Virtual page number

TLBT → TLBI → 13 12 11 10 9 8 7 6 5 4 3 2 1 0 VPN → VPO → Virtual Page Number Virtual Page Offset

0 1 2

Components of the physical address (PA)

PPO: Physical page offset (same as VPO)

PPN: Physical page number


CO: Byte offset within cache line

CI: Cache index

CT: Cache tag

(bits per field for our simple example)


B = 2^b bytes per cache block (the data)



Simple Memory System Example


Addressing

- 14-bit virtual addresses
- 12-bit physical address
- Page size = 64 bytes



Simple Memory System TLB

- 16 entries
- 4-way associative



VPN = 0b1101 = 0x0D

Translation Lookaside Buffer (TLB)

Set	Tag	PPN	Valid									
0	03	_	0	09	0D	1	00	_	0	07	02	1
1	03	2D	1	02	_	0	04	-	0	0A	-	0
2	02	_	0	08	-	0	06	_	0	03	-	0
3	07	_	0	03	0D	1	0A	34	1	02	_	0


Simple Memory System Page Table

Only showing the first 16 entries (out of 256)

VPN	PPN	Valid
00	28	1
01	1	0
02	33	1
03	02	1
04	_	0
05	16	1
06	-	0
07	_	0

VPN	PPN	Valid
08	13	1
09	17	1
0 A	09	1
ОВ	_	0
0C	-	0
0 D	2D	1
0E	11	1
OF	0D	1

 $0x0D \rightarrow 0x2D$




Simple Memory System Cache

- 16 lines, 4-byte block size
- Physically addressed

Direct mapped

V[0b00001101101001] = V[0x369] P[0b101101101001] = P[0xB69] = 0x15




Idx	Tag	Valid	<i>B0</i>	B1	B2	<i>B3</i>
0	19	1	99	11	23	11
1	15	0	1	1	-	1
2	1B	1	00	02	04	08
3	36	0	-	_	_	1
4	32	1	43	6D	8F	09
5	0D	1	36	72	F0	1D
6	31	0	_	_	_	-
7	16	1	11	C2	DF	03

_						
ldx	Tag	Valid	<i>B0</i>	B1	B2	В3
8	24	1	3A	00	51	89
9	2D	0	-	_	_	_
Α	2D	1	93	15	DA	3B
В	0B	0	-	_	_	_
С	12	0	_	_	-	_
D	16	1	04	96	34	15
Е	13	1	83	77	1B	D3
F	14	0	_	_	_	_

Address Translation Example: TLB/Cache Hit

Virtual Address: 0x03D4




VPN <u>0x0F</u> TLBI <u>0x3</u> TLBT <u>0x03</u> TLB Hit? <u>Y</u> Page Fault? <u>N</u> PPN: <u>0x0D</u>

TLB


}	Set	Tag	PPN	Valid									
	0	03	_	0	09	0D	1	00	-	0	07	02	1
	1	03	2D	1	02	_	0	04	_	0	0A	_	0
	2	02	_	0	08	_	0	06	_	0	03	_	0
	3	07	_	0	03	0D	1	0A	34	1	02	_	0

Physical Address



Address Translation Example: TLB/Cache Hit

Physical Address



Cache


CO 0

ldx	Tag	Valid	В0	B1	B2	В3
0	19	1	99	11	23	11
1	15	0	_	_	_	_
2	1B	1	00	02	04	08
3	36	0	_	_	-	-
4	32	1	43	6D	8F	09
5	0D	1	36	72	F0	1D
6	31	0	_	_	_	-
7	16	1	11	C2	DF	03


Idx	Tag	Valid	В0	B1	B2	В3
8	24	1	3A	00	51	89
9	2D	0	_	_	_	-
Α	2D	1	93	15	DA	3B
В	0B	0	_	_	-	_
С	12	0	_	-	-	_
D	16	1	04	96	34	15
Е	13	1	83	77	1B	D3
F	14	0	_	_	_	_

Address Translation Example: TLB/Cache Miss

Virtual Address: 0x0020



Physical Address



Page table

VPN	PPN	Valid
00	28	1
01	1	0
02	33	1
03	02	1
04	_	0
05	16	1
06	_	0
07	_	0


Address Translation Example: TLB/Cache Miss

Cache

ldx	Tag	Valid	В0	B1	B2	B3
0	19	1	99	11	23	11
1	15	0	_	_	_	-
2	1B	1	00	02	04	08
3	36	0	_	-	_	_
4	32	1	43	6D	8F	09
5	0D	1	36	72	F0	1D
6	31	0	-	_	_	_
7	16	1	11	C2	DF	03


Idx	Tag	Valid	В0	B1	B2	В3
8	24	1	3A	00	51	89
9	2D	0	_	_	_	_
Α	2D	1	93	15	DA	3B
В	0B	0	_	_	_	_
С	12	0	_	_	_	-
D	16	1	04	96	34	15
E	13	1	83	77	1B	D3
F	14	0	_	_	_	_

Physical Address




Address Translation Example: Page Fault

Virtual Address: 0x018F



Physical Address



Page table

VPN	PPN	Valid
00	28	1
01	1	0
02	33	1
03	02	1
04	_	0
05	16	1
06	_	0
07	_	0

Virtual Memory Exam Question


Problem 5. (10 points):


Assume a System that has

- 1. A two way set associative TLB
- 2. A TLB with 8 total entries
- 3. 28 byte page size
- 4. 216 bytes of virtual memory
- 5. one (or more) boats

TLB			
Index	Tag	PPN	Valid
0	0x13	0x30	1
	0x34	0x58	0
1	0x1F	0x80	0
	0x2A	0x72	1
2	0x1F	0x95	1
	0x20	0xAA	0
3	0x3F	0x20	1
	0x3E	0xFF	0







A. Use the TLB to fill in the table. Strike out anything that you don't have enough information to fill in.

Physical Address	
0x9585	
0x3020	
0x5830	

0x7E85 = 0x0111111010000101

TLBT = 0x1F

TLBI = 0x2


 $0x7E85 \rightarrow 0x9585$

Exam: http://www.cs.cmu.edu/~213/oldexams/exam2b-s11.pdf (solution)


Today

- Virtual memory questions and answers
- Simple memory system example
- Case study: Core i7/Linux memory system
- Memory mapping


Intel Core i7 Memory System



End-to-end Core i7 Address Translation



Core i7 Level 1-3 Page Table Entries



Available for OS (page table location on disk)

P=0

Each entry references a 4K child page table. Significant fields:

P: Child page table present in physical memory (1) or not (0).

R/W: Read-only or read-write access access permission for all reachable pages.

U/S: user or supervisor (kernel) mode access permission for all reachable pages.

WT: Write-through or write-back cache policy for the child page table.


A: Reference bit (set by MMU on reads and writes, cleared by software).

PS: Page size either 4 KB or 4 MB (defined for Level 3 PTEs only).

Page table physical base address: 40 most significant bits of physical page table address (forces page tables to be 4KB aligned)

XD: Disable or enable instruction fetches from all pages reachable from this PTE.

Core i7 Level 4 Page Table Entries



Available for OS (page location on disk)

P=0

Each entry references a 4K child page. Significant fields:

P: Child page is present in memory (1) or not (0)

R/W: Read-only or read-write access permission for child page

U/S: User or supervisor mode access

WT: Write-through or write-back cache policy for this page


A: Reference bit (set by MMU on reads and writes, cleared by software)

D: Dirty bit (set by MMU on writes, cleared by software)


Page physical base address: 40 most significant bits of physical page address (forces pages to be 4KB aligned)

XD: Disable or enable instruction fetches from this page.

Core i7 Page Table Translation




Cute Trick for Speeding Up L1 Access




Observation

- Bits that determine CI identical in virtual and physical address
- Can index into cache while address translation taking place
- Generally we hit in TLB, so PPN bits (CT bits) available next
- "Virtually indexed, physically tagged"
- Cache carefully sized to make this possible


Virtual Address Space of a Linux Process



Linux Organizes VM as Collection of "Areas"



Linux Page Fault Handling



Segmentation fault: accessing a non-existing page

Normal page fault

Protection exception:

e.g., violating permission by writing to a read-only page (Linux reports as Segmentation fault)

Today


- Virtual memory questions and answers
- Simple memory system example
- Case study: Core i7/Linux memory system
- Memory mapping

Memory Mapping


- VM areas initialized by associating them with disk objects.
 - Process is known as memory mapping.
- Area can be backed by (i.e., get its initial values from):
 - Regular file on disk (e.g., an executable object file)
 - Initial page bytes come from a section of a file
 - Anonymous file (e.g., nothing)
 - First fault will allocate a physical page full of 0's (demand-zero page)
 - Once the page is written to (dirtied), it is like any other page
- Dirty pages are copied back and forth between memory and a special swap file.

Review: Memory Management & Protection

Code and data can be isolated or shared among processes




Sharing Revisited: Shared Objects




Process 1 maps the shared object (on disk).

Sharing Revisited: Shared Objects




- Process 2 maps the same shared object.
- Notice how the virtual addresses can be different.
- But, difference must be multiple of page size

Sharing Revisited: Private Copy-on-write (COW) Objects



- Two processes mapping a private copy-on-write (COW) object.
- Area flagged as private copy-onwrite
- PTEs in private areas are flagged as read-only

Sharing Revisited: Private Copy-on-write (COW) Objects




- Instruction writing to private page triggers protection fault.
- Handler creates new R/W page.
- Instruction restarts upon handler return.
- Copying deferred as long as possible!

The fork Function Revisited

- VM and memory mapping explain how fork provides private address space for each process.
 - Perfect approach for common case of fork() followed by exec()
- To create virtual address for new new process
 - Create exact copies of current mm_struct, vm_area_struct, and page tables.
 - Flag each page in both processes as read-only
 - Flag each vm area struct in both processes as private COW
- On return, each process has exact copy of virtual memory
- Subsequent writes create new pages using COW mechanism

The execve Function Revisited



- To load and run a new program a . out in the current process using execve:
- Free vm_area_struct's and page tables for old areas
- Create vm_area_struct's and page tables for new areas
 - Programs and initialized data backed by object files.
 - .bss and stack backed by anonymous files.
- Set PC to entry point in . text
 - Linux will fault in code and data pages as needed.

Finding More Shareable Pages

Easy places to identify shareable pages

- Child create via fork
- Processes loading the same binary file
 - E.g., bash or python interpreters, web browsers, ...
- Processes loading the same library file


What about others?

- Kernel Same-Page Merging
- OS scans through all of physical memory, looking for duplicate pages
- When found, merge into single copy, marked as copy-on-write
- Implemented in Linux kernel in 2009
- Limited to pages marked as likely candidates
- Especially useful when processor running many virtual machines

User-Level Memory Mapping

- Map len bytes starting at offset offset of the file specified by file description fd, preferably at address start
 - start: may be 0 for "pick an address"
 - prot: PROT_READ, PROT_WRITE, ...
 - flags: MAP_ANON, MAP_PRIVATE, MAP_SHARED, ...
- Return a pointer to start of mapped area (may not be start)

User-Level Memory Mapping



Uses of mmap

Reading big files

Uses paging mechanism to bring files into memory

Shared data structures

- When call with MAP_SHARED flag
 - Multiple processes have access to same region of memory
 - Risky!

File-based data structures

- E.g., database
- Give prot argument PROT_READ | PROT_WRITE
- When unmap region, file will be updated via write-back
- Can implement load from file / update / write back to file

Example: Using mmap to Copy Files

Copying a file to stdout without transferring data to user space

```
#include "csapp.h"
void mmapcopy(int fd, int size)
 /* Ptr to memory mapped area */
 char *bufp;
 bufp = Mmap(NULL, size,
        PROT READ,
        MAP PRIVATE,
       fd, 0);
 Write(1, bufp, size);
 return:
                                mmapcopy.c
```

```
/* mmapcopy driver */
int main(int argc, char **argv)
  struct stat stat;
  int fd;
  /* Check for required cmd line arg */
  if (argc != 2) {
    printf("usage: %s <filename>\n",
        argv[0]);
    exit(0);
  /* Copy input file to stdout */
  fd = Open(argv[1], O_RDONLY, 0);
  Fstat(fd, &stat);
  mmapcopy(fd, stat.st size);
  exit(0);
                                            mmapcopy.c
```

Summary

VM requires hardware support

- Exception handling mechanism
- TLB
- Various control registers

VM requires OS support

- Managing page tables
- Implementing page replacement policies
- Managing file system


VM enables many capabilities


- Loading programs from memory
- Forking processes
- Providing memory protection


Additional Slides


Example: Using mmap to Support Attack Lab

- Problem
 - Want students to be able to perform code injection attacks
 - Shark machine stacks are not executable
- Solution
 - Suggested by Sam King (now at UC Davis)
 - Use mmap to allocate region of memory marked executable
 - Divert stack to new region
 - Execute student attack code
 - Restore back to original stack
 - Remove mapped region









Allocate new region

Divert stack to new region & execute attack code

stack_top = new_stack + STACK_SIZE - 8; asm("movq %%rsp,%%rax ; movq %1,%%rsp ; movq %%rax,%0" : "=r" (global_save_stack) // %0 : "r" (stack_top) // %1); launch(global_offset);

Restore stack and remove region

```
asm("movq %0,%%rsp"
    :
    : "r" (global_save_stack) // %0
);
munmap(new_stack, STACK_SIZE);
```