

ISTANBUL TECHNICAL UNIVERSITY
COMPUTER ENGINEERING DEPARTMENT

BLG 222E
COMPUTER ORGANIZATION
PROJECT 2 REPORT

CRN : 30307

LECTURER : Dr. Kadir Özlem

GROUP MEMBERS:

150210032 : ARİF EREN YOLDAŞ

110190202 : ANIL ARDA TEVEK

SUMMER 2025

Contents

1	INTRODUCTION	1
2	MATERIALS AND METHODS	1
2.1	CPU System	1
2.2	Selector Modules	1
2.3	Fetch and Decode Cycle	3
2.4	Execute Cycle	4
2.4.1	Stack Operations	4
2.4.2	Branch Operations	7
2.4.3	Arithmetic Operations	8
2.4.4	Logic Operations	9
2.4.5	Shift Operations	9
2.4.6	Data Movement Operations	10
2.4.7	Memory Access Instructions	11
3	RESULTS	12
3.1	CPUSystem Simulation	12
3.1.1	Simulation Waveform	12
3.1.2	Example Instruction Waveforms	12
3.2	CPUSystemSimulation Factorial	13
4	DISCUSSION	14
5	CONCLUSION	14
	REFERENCES	15

1 INTRODUCTION

In this project, we designed and implemented a hardwired control unit for the system we developed in project 1. We tweaked the ALU System from the earlier project according to test errors. According to instruction set given in the project we created a CPU system that is able to fetch, decode and execute the given 37 instructions. As a group we did not have a clear division of labor and helped each other where we can.

2 MATERIALS AND METHODS

Modules we have designed and implemented are described below.

2.1 CPU System

CPU System implements the ALU System from the project before with additional control logic.

2.2 Selector Modules

To decode DSTREG/SREG1/SREG2 and RSEL values from the instruction we added two additional modules to the CPU System named RegisterSelector and ARFSelector respectively.

RSEL	REGISTER
00	R1
01	R2
10	R3
11	R4

Figure 1: Regsel Control Inputs

RegisterSelector module decodes 2-bit RSEL from address reference instructions to generate encoded register selection signals for Register File (RF)

```

1  module RegisterSelector (
2      input [1:0] in,
3      output reg [3:0] out
4  );
5
6      always @(*) begin
7          case (in)
8              2'b00: out = 4'b1000;
9              2'b01: out = 4'b0100;
10             2'b10: out = 4'b0010;
11             2'b11: out = 4'b0001;
12             default: out = 4'b0000;
13         endcase
14     end
15 endmodule

```

Figure 2: Register Selector Module

DSTREG/SREG1/SREG2	REGISTER
000	PC
001	SP
010	AR
011	AR
100	R1
101	R2
110	R3
111	R4

Figure 3: Regsel Control Inputs

ARFSelector module decodes the 3-bit DSTREG/SREG1/SREG2 field for register reference instructions. It generates selection signals for RF and ARF (PC, AR, SP)

```

1  module ARFSelector (
2      input [2:0] in,
3      output reg [3:0] rf_out ,
4      output reg [2:0] arf_out
5  );
6
7      always @(*) begin
8          case (in)
9              3'b000: arf_out = 3'b100;    // PC
10             3'b001: arf_out = 3'b010;    // SP
11             3'b010: arf_out = 3'b001;    // AR
12             3'b011: arf_out = 3'b001;    // AR
13             3'b100: rf_out = 4'b1000;    // R1
14             3'b101: rf_out = 4'b0100;    // R2
15             3'b110: rf_out = 4'b0010;    // R3
16             3'b111: rf_out = 4'b0001;    // R4
17             default: begin
18                 rf_out = 4'b0000;
19                 arf_out = 3'b000;
20             end
21         endcase
22     end
23 endmodule

```

Figure 4: ARF Selector Module

2.3 Fetch and Decode Cycle

At T0 LSB of the Instruction Register (IR) is loaded, and next cycle T1 the MSB of the IR is loaded and Program Counter is incremented.




Figure 5: Instruction With Address Reference




Figure 6: Instruction Without Address Reference

```

1      always @(*) begin
2          if (!Reset) begin
3              DisableAll();
4              ClearRegisters();
5          end
6          DisableAll();
7
8          if (T[0]) begin // IR[7:0] <- M[PC]
9              ARF_OutDSel = 2'b00; // PC
10             Mem_CS = 1'b0;
11             Mem_WR = 1'b0;
12             IR_Write = 1'b1; // Write Enable
13             IR_LH = 1'b0;
14             ARF_RegSel = 3'b100; // PC
15             ARF_FunSel = 2'b01; // Increment
16         end
17
18         if (T[1]) begin // IR[15:8] <- M[PC]
19             ARF_OutDSel = 2'b00;
20             Mem_CS = 1'b0;
21             Mem_WR = 1'b0;
22             IR_Write = 1'b1; // Write Enable
23             IR_LH = 1'b1;
24             ARF_RegSel = 3'b100; //PC
25             ARF_FunSel = 2'b01; // Increment
26         end

```

Figure 7: Verilog Code For Fetch And Decode

2.4 Execute Cycle

Instructions are executed through a series of micro-operations controlled by the timing signals. Below are examples of how some instructions are handled.

2.4.1 Stack Operations

Stack operations transfer data between memory and registers by referencing stack pointer. POPL/POPH pop 16-bit/32-bit values from the stack, while PSHL/PSHH push values onto the stack.

```

1      6'b000011: begin // POPL
2          if (T[2]) begin
3              ARF_RegSel = 3'b010;    // SP
4              ARF_FunSel = 2'b01;    // increment
5          end
6          else if (T[3]) begin
7              ARF_RegSel = 3'b010;    // SP
8              ARF_FunSel = 2'b01;    // increment
9              ARF_OutDSel = 2'b01;    // SP
10             Mem_CS = 0;
11             Mem_WR = 0;
12             DR_E = 1;
13             DR_FunSel = 2'b01;    // load
14         end
15         else if (T[4]) begin
16             ARF_OutDSel = 2'b01;    // SP
17             Mem_CS = 0;
18             Mem_WR = 0;
19             DR_E = 1;
20             DR_FunSel = 2'b10;
21         end
22         else if (T[5]) begin // Rx <- DR
23             MuxASel = 2'b10;    // DR0ut
24             RF_RegSel = r_sel;
25             RF_FunSel = 3'b101;
26             ResetT();
27         end
28     end

```

Figure 8: Verilog Code For POPL

```

1          6'b000100: begin // PSHL
2              if (T[2]) begin
3                  RF_OutASel = {1'b0, RegSel};
4
5                  // Select Reg
6
7                  MuxDSel = 0; // OutA
8                  ALU_FunSel = 5'b00000; // A
9                  ALU_WF = 1;
10                 MuxCSel = 2'b00; // LSB
11
12                 ARF_OutDSel = 2'b01; // SP
13                 Mem_CS = 0;
14                 Mem_WR = 1;
15
16                 ARF_RegSel = 3'b010;
17                 ARF_FunSel = 2'b00; // decrement SP
18             end
19             if (T[3]) begin
20                 RF_OutASel = {1'b0, RegSel};
21
22                 // Select Reg
23
24                 MuxDSel = 0; // OutA
25                 ALU_FunSel = 5'b00000; // A
26                 ALU_WF = 1;
27                 MuxCSel = 2'b01; // MSB
28
29                 ARF_OutDSel = 2'b01; // SP
30                 Mem_CS = 0;
31                 Mem_WR = 1;
32
33                 ARF_RegSel = 3'b010;
34                 ARF_FunSel = 2'b00; // decrement SP
35
36                 ResetT();
37             end
38         end
39     end

```

Figure 9: Verilog Code For PSHL

2.4.2 Branch Operations

Used to modify Program Counter, BRA branches unconditionally and jumps to target address.

```
1          6'b000000: begin // BRA
2              if (T[2]) begin
3                  MuxBSel = 2'b11;      // IROut[7:0]
4                  ARF_RegSel = 3'b100; // PC
5                  ARF_FunSel = 2'b10;  // Load
6                  ResetT();
7              end
8          end
```

Figure 10: Verilog Code For BRA

```
1          6'b000001: begin // BNE
2              if (T[2]) begin
3                  if (Z == 0) begin
4                      MuxBSel = 2'b11;      // IROut[7:0]
5                      ARF_RegSel = 3'b100; // PC
6                      ARF_FunSel = 2'b10;  // Load
7                  end
8                  ResetT();
9              end
10         end
```

Figure 11: Verilog Code For BNE

BNE jumps PC to target address if zero flag is 0,

```

1      6'b000010: begin // BEQ
2          if (T[2]) begin
3              if (Z == 1) begin
4                  MuxBSEL = 2'b11; // IROut[7:0]
5                  ARF_RegSel = 3'b100; // PC
6                  ARF_FunSel = 2'b10; // Load
7              end
8              ResetT();
9          end
10     end

```

Figure 12: Verilog Code For BEQ

BEQ jumps PC to target address if zero flag is 1.

2.4.3 Arithmetic Operations

These are the operations that utilize the ALU to perform arithmetic operations (INC, DEC, ADD, ADC, SUB) and update destination register with the result. For example ADD operation implementation is given below.

```

1      6'b010101: begin // ADD
2          if (T[2]) begin
3              if (SrcReg1[2]) begin // RF registers
4                  RF_OutASel = {1'b0, SrcReg1[1:0]};
5                  MuxDSel = 0;
6                  ALU_FunSel = 5'b10000;
7              end
8              else begin // ARF registers
9                  ARF_OutCSel = SrcReg1[1:0];
10                 MuxDSel = 1;
11                 ALU_FunSel = 5'b00000;
12             end
13
14             ALU_WF = 1;
15             MuxASel = 2'b00;
16             RF_ScrSel = 4'b1000; // S1
17             RF_FunSel = 3'b010; // load
18         end

```

Figure 13: Verilog Code For ADD

2.4.4 Logic Operations

Logic operations (AND, ORR, XOR, NAND, NOT) between two source registers or one source and one destination register to store the result are performed using the ALU. For example AND operation implementation is given below.

```
1      6'b010001: begin // AND
2          if (T[2]) begin // S1 <- SREG1
3              if (SrcReg1[2]) begin // RF registers
4                  RF_OutASel = {1'b0, SrcReg1[1:0]};
5                  MuxDSel = 0;
6                  ALU_FunSel = 5'b10000;
7              end
8          else begin // ARF registers
9              ARF_OutCSel = SrcReg1[1:0];
10             MuxDSel = 1;
11             ALU_FunSel = 5'b00000;
12         end
13
14         ALU_WF = 1;
15         MuxASel = 2'b00;
16         RF_ScrSel = 4'b1000; // S1
17         RF_FunSel = 3'b010; // load
18     end
```

Figure 14: Verilog Code For AND

2.4.5 Shift Operations

Utilizing the ALU operations such as logical left/right shift, arithmetic left/right shift and circular shifts are performed (LSL, LSR, ASR, CSL, CSR). For example, Logic Shift Left implementation is provided below.

```

1      6'b001011: begin // LSL
2          if (T[2]) begin
3              if (SrcReg1[2]) begin // RF registers
4                  RF_OutASel = {1'b0, SrcReg1[1:0]};
5                  MuxDSel = 0;
6                  ALU_FunSel = 5'b11011; // 32-bit
7              end
8              else begin // ARF registers
9                  ARF_OutCSel = SrcReg1[1:0];
10                 MuxDSel = 1;
11                 ALU_FunSel = 5'b01011; // 16-bit
12             end
13
14             ALU_WF = 1;
15             MuxASel = 2'b00;
16             RF_ScrSel = 4'b1000; // S1
17             RF_FunSel = 3'b010; // load
18         end

```

Figure 15: Verilog Code For Logic Shift Left

2.4.6 Data Movement Operations

These instructions (MOV, MOVL, MOVSH) move data between registers. For example, MOV instruction implementation is provided below.

```

1      6'b011000: begin // MOV
2          if (T[2]) begin
3              if (SrcReg1[2]) begin // RF registers
4                  RF_OutASel = {1'b0, SrcReg1[1:0]};
5                  MuxDSel = 0;
6                  ALU_FunSel = 5'b10000; // 32-bit
7              end
8              else begin // ARF registers
9                  ARF_OutCSel = SrcReg1[1:0];
10                 MuxDSel = 1;
11                 ALU_FunSel = 5'b00000; // 16-bit
12             end
13
14             if (DestReg[2]) begin
15                 MuxASel = 2'b00; // ALUOut
16                 RF_RegSel = rf_dest;
17                 RF_FunSel = 3'b010; // load
18             end
19             else begin
20                 MuxBSel = 2'b00; // ALUOut
21                 ARF_RegSel = arf_dest;
22                 ARF_FunSel = 2'b10; // load
23             end
24             ResetT();
25         end
26     end

```

Figure 16: Verilog Code For MOV

2.4.7 Memory Access Instructions

Instructions (LDARL, LDARH, STAR, LDAL, LDAH, STA) for handling data transfer between registers and memory. For example, implementation for LDARL instruction is provided below.

```

1      6'b011011: begin // LDARL
2          if (T[2]) begin
3              ARF_RegSel = 3'b001; // AR
4              ARF_FunSel = 2'b01; // increment
5              ARF_OutDSel = 2'b10; // AR
6              Mem_CS = 0;
7              Mem_WR = 0;
8              DR_E = 1;
9              DR_FunSel = 2'b01;
10
11          end

```

Figure 17: Verilog Code For LDARL

3 RESULTS

Simulation results for CPUSystem are provided in this section.

3.1 CPUSystem Simulation

The resulting waveform from CPUSystem simulation is provided below.

3.1.1 Simulation Waveform




Figure 18: Simulation Waveform

3.1.2 Example Instruction Waveforms

Below are closer looks at some of the instructions executed during simulation.




Figure 19: MOVL Instruction Waveform




Figure 20: LDAH Instruction Waveform




Figure 21: STAR Instruction Waveform

3.2 CPUSystemSimulation Factorial




Figure 22: Factorial Simulation Waveform

4 DISCUSSION

In this project, we developed a hardwired CPU control unit that utilizes the ALU we created in the earlier project this term. We started by analogizing the instruction table to figure out control signals needed to perform the operations and figure out the timings necessary.

We then started to implement the modules necessary for the control operations of the system. We continued with the implementation of fetch and decode cycle. Lastly, we implemented the micro-operations of opcode cases for each instruction.

Finally, we tested our design and implementation using the simulations and tests. And tried to debug the failed cases to complete our project.

5 CONCLUSION

We have faced difficulties in debugging without the appropriate debugging tools available, or we were not aware of such tools. And we have developed a deeper appreciation for debugging tools in software development as a result. We were a bit confused by the endiannes of memory and registers which caused struggles in the developement phase. But we have developed a deeper understanding of CPU design and implementation by completing this project.

REFERENCES