

Chapter 7, Problem 2b: for the following state table, design using:

- (i) D flip flops
- (ii) SR flip flops
- (iii) T flip flops
- (iv) JK flip flops

x	A	B	A*	B*	Z
0	0	0	1	0	0
0	0	1	0	0	0
0	1	0	0	1	1
0	1	1	0	0	1
1	0	0	1	1	0
1	0	1	0	1	0
1	1	0	1	1	0
1	1	1	0	0	1

show equations for each and a block diagram for the JK design (using AND, OR, and NOT gates).

(i) D Flip Flop

A	B	A* B*	A* B*	D _A D _B	D _A D _B	X = 0	X = 1		
0	0	1	0	1	0	1	1	0	0
0	1	0	0	0	0	0	1	0	0
1	0	0	1	1	1	0	1	1	0
1	1	0	0	0	0	0	0	1	1

k-map

D_A

X \ AB	00	01	11	10
0	1	0	0	0
1	1	0	0	0

$$D_A = \bar{A}\bar{B}$$

D_B

X \ AB	00	01	11	10
0	0	0	0	1
1	1	1	0	1


$$D_B = X\bar{A} + A\bar{B}$$

For output Z

X \ AB	00	01	11	10
0	0	0	1	1
1	0	0	1	0

$$Z = AB + \bar{X}A$$

Circuit Diagram



(ii) SR Flip flop

A B	A* B*	A* B*	S _A R _A	S _B R _B	S _A R _A	S _B R _B	x=0	x=1
0 0	1 0	1 1	1 0	0 x	1 0	1 0	0	0
0 1	0 0	0 1	0 x	0 1	0 x	x 0	0	0
1 0	0 1	1 1	0 1	1 0	x 0	1 0	1	1
1 1	0 0	0 0	0 1	0 1	0 1	0 1	1	1

K-map

S_A

AB	00	01	11	10
x=0	1	0	0	0
x=1	1	0	0	x

$$S_A = \bar{A}\bar{B}$$

R_A

AB	00	01	11	10
x=0	0	x	1	1
x=1	0	x	1	0

$$R_A = B + \bar{X}A$$

S_B


AB	00	01	11	10
x=0	0	0	0	1
x=1	1	x	0	1

$$S_B = A\bar{B} + x\bar{A}$$

R_B

AB	00	01	11	10
x=0	x	1	0	1
x=1	0	0	1	0

$$R_B = \bar{X}\bar{A} + \bar{X}\bar{B} + xAB$$



(iii) T-Flip Flop

A	B	A^*	B^*	A^*	B^*	T_A	T_B	T_A	T_B	$x=0$	$x=1$
0	0	1	0	1	1	1	0	1	1	0	0
0	1	0	0	0	1	0	1	0	0	0	0
1	0	0	1	1	1	1	1	0	1	1	0
1	1	0	0	0	0	1	1	1	1	1	1

K-Map

T_A

$x \backslash AB$	00	01	10	11
0	1	0	1	1
1	1	0	1	0


$$T_A = \bar{A}\bar{B} + AB + \bar{x}A$$

T_B

$x \backslash AB$	00	01	11	10
0	0	1	1	1
1	1	0	1	1

$$T_B = AB + \bar{x}A$$

circuit Diagram



(iv) JK Flip-flop

A	B	A*	B*	A*	B*	J _A	K _A	J _B	K _B	J _A	K _A	J _B	K _B	x=0	x=1
0	0	1	0	1	1	1	x	0	x	1	x	1	x	0	0
0	1	0	0	0	1	0	x	x	1	0	x	x	0	0	0
1	0	0	1	1	1	x	1	1	x	x	0	1	x	1	0
1	1	0	0	0	0	x	1	0	1	x	1	x	1	1	1

k-Map

k_A

AB	00	01	11	10
0	x	x	1	1
1	x	x	1	0

$$k_A = \bar{x} + B$$

k_B

AB	00	01	11	10
0	x	1	1	x
1	x	0	1	x

$$k_B = \bar{x} + A$$

(7)


		J_A			
X	AB	00	01	11	10
0		1	0	X	X
1		1	0	X	X

$$J_A = \bar{B}$$

		J_B			
X	AB	00	01	11	10
0		0	X	0	1
1		1	X	X	1

$$J_B = X + A\bar{B}$$

Circuit Diagram



Chapter 7, problem 7a: Design a synchronous base-12 counter using D-Flip-flops.

Present State				Next State				Required D inputs			
A	B	C	D	A	B	C	D	D _A	D _B	D _C	D _D
0	0	0	0	0	0	0	0	0	0	0	1
0	0	0	1	0	0	0	1	0	0	1	0
0	0	1	0	0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	1	0	1	0	0
0	1	0	0	0	1	0	0	0	1	0	1
0	1	0	1	0	1	0	1	0	1	1	0
0	1	1	0	0	1	1	0	0	1	1	1
0	1	1	1	0	1	1	1	1	0	0	0
1	0	0	0	1	0	0	0	1	0	0	1
1	0	0	1	1	0	0	1	1	0	1	0
1	0	1	0	1	0	1	0	1	0	1	1
1	0	1	1	1	0	1	1	0	1	0	0

D_A

AB \ CD	00	01	11	10
00	0	0	0	0
01	0	0	1	0
11	X	X	X	X
10	1	1	0	1

$$D_A = BCD + AC + A\bar{D}$$

D_B

AB \ CD	00	01	11	10
00	0	0	1	0
01	1	1	0	1
11	X	X	X	X
10	0	0	0	0

$$D_B = A'B'CD + BD + BC$$

D_C

AB \ CD	00	01	11	10
00	0	1	0	1
01	0	1	0	1
11	X	X	X	X
10	0	1	0	1

$$D_C = \bar{C}D + \bar{C}\bar{D}$$

D_D


AB \ CD	00	01	11	10
00	1	0	0	1
01	1	0	0	1
11	X	X	X	X
10	1	0	0	1

$$D_D = \bar{D}$$

Chapter 7, Problem 8c: Design a synchronous counter that goes through the ~~following~~ sequence.

6 5 4 3 2 3 and repeat

using Jk and D flip flops. Show a state diagram, indicating what happened if it initially is in one of the unused states



Flip flops: -3

Q_2	Q_1	Q_0	D_2	D_1	D_0
0	0	0	d	d	d
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	1	0	1
1	1	1	d	d	d

For D-Flip-Flop

k-map

D_2

$Q_0 \backslash Q_2 Q_4$	00	01	11	10
0	d	0	1	0
1	0	1	d	1

$$D_2 = Q_2 Q_4 + Q_0 Q_4 + Q_2 Q_0$$

D_1


$Q_0 \backslash Q_2 Q_4$	00	01	11	10
0	d	1	0	0
1	1	1	d	d

$$D_1 = Q_2$$

D_0

$Q_0 \backslash Q_2 Q_4$	00	01	11	10
0	d	1	1	1
1	0	0	d	0

$$D_0 = Q_0$$



Jk Flip Flop

Q_2	Q_1	Q_0	Q_2	Q_1	Q_0	J_2	k_2	J_1	k_1	J_0	k_0
0	0	0	d	d	d	d	d	d	d	d	d
0	0	1	0	1	0	0	d	1	d	d	1
0	1	0	0	1	1	0	d	d	0	1	d
0	1	1	1	1	0	1	d	d	0	d	1
1	0	0	0	0	1	d	1	0	d	1	d
1	0	1	1	0	0	d	0	0	d	d	1
1	1	0	1	0	1	d	0	d	1	1	d
1	1	1	d	d	d	d	d	d	d	d	d

J_2

$Q_2 Q_0$

Q_0

	00	01	11	10
0	d	0	d	d
1	0	1	d	d

$$J_2 = Q_4 Q_0$$

k_2

	00	01	11	10
0	d	d	0	1
1	d	d	d	0

$$k_2 = \overline{Q_4} \overline{Q_0}$$

J_1

$Q_2 Q_4$					
Q_0		00	01	11	10
0		d	d	d	0
1		1	d	d	0

$$J_1 = \bar{Q}_2$$

K_1

		$Q_2 Q_4$			
Q_0		00	01	11	10
0	d	0	1	d	
1	d	0	d	d	

$$K_1 = Q_2$$

J_0


$Q_2 Q_4$					
Q_0		00	01	11	10
0	d	1	1	1	1
1	d	d	d	d	d

$$J_0 = 1$$

K_0

$Q_2 Q_4$					
Q_0		00	01	11	10
0	d	d	d	d	
1	1	1	d	1	

$$K_0 = 1$$




$$D_2 = Q_2 Q_1 + Q_0 Q_1 + Q_2 Q_0$$

$$D_1 = \bar{Q}_2$$

$$D_0 = \bar{Q}_0$$

Q_2	Q_1	Q_0	D_2	D_1	D_0
0	0	0	0	1	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	1	0	1
1	1	1	1	0	0



Chapter 7, problem 10a: Design a counter with two JK flip-flops (A and B) and an input (x) that counts 01230... when $x=0$ and counts 0120 when $x=1$. Design this assuming that x is never 1 when the count is 3. Show minimum equations for each.

Truth Table \Rightarrow

J	K	Q	\bar{Q}
0	0	Q	Q
0	1	0	1
1	0	1	0
1	1	\bar{Q}	\bar{Q}

Excitation Table \Rightarrow

Q	\bar{Q}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

2-Bit counter for $X=0$

Q_1	Q_2	Q_1^*	Q_2^*	J_1	K_1	J_2	K_2
0	0	0	1	0	x	1	x
0	1	1	0	1	x	x	1
1	0	1	1	x	0	1	x
1	1	0	0	x	1	x	1

Q_1	Q_2 0	1
0	0	1
1	x	x

$$J_1 = Q_2$$

Q_1	Q_2 0	1
0	x	x
1	0	1

$$K_1 = Q_2$$

Q_1	Q_2 0	1
0	1	x
1	1	x

$$J_2 = 1$$

Q_1	Q_2 0	1
0	x	1
1	x	1

$$K_2 = 1$$

for $x = 1$

Q_1	Q_2	Q_1	Q_2	J_1	K_1	J_2	K_2
1	1	1	0	x	0	x	1
1	0	0	1	x	1	1	x
0	1	1	1	1	x	x	0
1	1	0	0	x	0	x	1

$Q_1 \backslash Q_2$	0	1
0	x	x
1	1	x

$$J_1 = 1$$

$Q_1 \backslash Q_2$	0	1
0	x	1
1	x	x

$$J_2 = 1$$


$Q_1 \backslash Q_2$	0	1
0	0	1
1	x	0

$$K = \bar{Q}_1 Q_2$$

$Q_1 \backslash Q_2$	0	1
0	1	x
1	0	x

$$K_2 = \bar{Q}_1 + Q_2$$

Circuit




Chapter 7, Problem 16: For each of the following problems show a state table or a state diagram

- (a) A Moore system that produces a 1 output iff the input has been 0 for at least two consecutive clocks followed immediately by two or more consecutive 1's (five states)
- (c) A Mealy system that produces a 1 output iff the input has been 1 for three or more consecutive clock times or 0 for three or more consecutive clock times. When first turned on, it is in an initial state S_0 . (There are four additional states).

(a)

X 0 1 0 0 1 0 0 1 1 0 0 0 1 0 1 0 0 0 1 1 1 1 0
Z 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 1 0 0

State Diagram



(b)	State	meaning	A	B	C	$x \neq 0$	$x = 1$
	S_0	Reset No " Received	0	0	0	0	0
	S_1	Single "0" Received	0	0	1	0	0
	S_2	Single "1" Received	0	1	0	0	0
	S_3	Two or more "0" Received in sequence	0	1	1	1	0
	S_4	Two or more "1" received in sequence	1	0	0	0	1

Transition Diagram

