







DRV8300 JAJSKS1D - SEPTEMBER 2020 - REVISED MARCH 2022

DRV8300:100V3相BLDCゲート・ドライバ

1 特長

- 100V 3 相ハーフブリッジ・ゲート・ドライバ
 - N チャネル MOSFET (NMOS) を駆動
 - ゲート・ドライバ電源 (GVDD):5~20V
 - MOSFET 電源 (SHx) は最大 100V をサポート
- 内蔵ブートストラップ・ダイオード (DRV8300D デバイ
- 反転および非反転 INLx 入力をサポート
- ブートストラップ・ゲート駆動アーキテクチャ
 - 750mA のソース電流
 - 1.5A のシンク電流
- 最大 15S のバッテリ駆動アプリケーションをサポート
- SHx ピンの低リーク電流 (55µA 未満)
- BSTx 電圧の絶対最大定格:125V
- SHx で -22V までの負過渡電圧をサポート
- クロス導通防止機能を内蔵
- DT ピンでデッドタイムを調整可能 (QFN パッケージ
- 200ns の固定デッドタイム挿入 (TSSOP パッケージ
- 3.3V および 5V ロジック入力 (絶対最大定格 20V) を サポート
- 4ns (代表値) の伝搬遅延マッチング
- 小型の QFN および TSSOP パッケージ
- パワー・ブロックによる効率的なシステム設計
- 保護機能内蔵
 - BST 低電圧誤動作防止 (BSTUV)
 - GVDD 低電圧 (GVDDUV)

2 アプリケーション

- 電動アシスト自転車、電動スクーター、E モビリティ
- ファン、ポンプ、サーボ・ドライブ
- ブラシレス DC (BLDC) モータ・モジュールおよび **PMSM**
- コードレス園芸用器具および電動工具、芝刈り機
- コードレス掃除機
- ドローン、ロボティクス、ラジコン玩具
- 産業用および物流用ロボット

3 概要


DRV8300 は、ハイサイドおよびローサイド N チャネル・パ ワー MOSFET を駆動できる 100V 3 相ハーフブリッジ・ ゲート・ドライバです。 DRV8300D は、内蔵ブートストラッ プ・ダイオードと外付けコンデンサを使ってハイサイド MOSFET のために適切なゲート駆動電圧を生成します。 DRV8300N は、外付けブートストラップ・ダイオードと外付 けコンデンサを使ってハイサイド MOSFET のために適切 なゲート駆動電圧を生成します。GVDD は、ローサイド MOSFET のゲート駆動電圧を生成するために使います。 このゲート駆動アーキテクチャは、ピークで最大 750mA のソース電流と 1.5A のシンク電流に対応します。

位相ピン SHx は大きな負電圧過渡に耐えます。一方、ハ イサイド・ゲート・ドライバ電源 BSTx および GHx はさらに 大きな正電圧過渡 (絶対最大定格電圧 125V) に対応で きるため、システムの堅牢性を高めることができます。伝搬 遅延が短く、遅延マッチング仕様によりデッドタイムの要件 が最小化されるため、さらに効率が向上します。 GVDD と BST の低電圧誤動作防止による低電圧保護機能がロー サイドとハイサイドの両方に備わっています。


製品情報(1)

部品番号	パッケージ	本体サイズ (公称)
DRV8300DIPW	TSSOP (20)	6.40mm × 4.40mm
DRV8300DPW	TSSOP (20)	6.40mm × 4.40mm
DRV8300NIPW	TSSOP (20)	6.40mm × 4.40mm
DRV8300NPW	TSSOP (20)	6.40mm × 4.40mm
DRV8300DRGE	VQFN (24)	4.00mm × 4.00mm
DRV8300NRGE	VQFN (24)	4.00mm × 4.00mm

利用可能なパッケージについては、このデータシートの末尾にあ る注文情報を参照してください。



概略回路図 (DRV8300D)



概略回路図 (DRV8300N)



Table of Contents

9 - Pil L. 3 (1) /	1	8.3 Feature Description	
2 アプリケーション	1	8.4 Device Functional Modes	
3 概要	1	9 Application and Implementation	
4 Revision History	<mark>2</mark>	9.1 Application Information	
5 Device Comparison Table	3	9.2 Typical Application	
6 Pin Configuration and Functions	4	10 Power Supply Recommendations	
7 Specifications	<mark>6</mark>	11 Layout	22
7.1 Absolute Maximum Ratings	<mark>6</mark>	11.1 Layout Guidelines	
7.2 ESD Ratings Comm	6	11.2 Layout Example	
7.3 Recommended Operating Conditions	6	12 Device and Documentation Support	
7.4 Thermal Information	7	12.1 Receiving Notification of Documentation L	
7.5 Electrical Characteristics	7	12.2 サポート・リソース	
7.6 Timing Diagrams	9	12.3 Trademarks	
7.7 Typical Characteristics	9	12.4 Electrostatic Discharge Caution	
8 Detailed Description		12.5 Glossary	<mark>23</mark>
8.1 Overview	11	13 Mechanical, Packaging, and Orderable	
8.2 Functional Block Diagram	12	Information	23
Changes from Revision C (February 2021)			Page
		n D (March 2022)	
 Increased max voltage on BSTx, GHx and Changes from Revision B (February 2021) 	SHx pin to Revisio	n C (February 2021)	Page
 Increased max voltage on BSTx, GHx and Changes from Revision B (February 2021) 	SHx pin to Revisio		Page
 Increased max voltage on BSTx, GHx and Changes from Revision B (February 2021) RGE デバイスから「プレビュー」ステータスを対象 	I SHx pin to Revisio 削除	n C (February 2021)	Page
 Increased max voltage on BSTx, GHx and Changes from Revision B (February 2021) RGE デバイスから「プレビュー」ステータスを自体のである。 Changes from Revision A (December 2020) 	to Revisic 削除	n C (February 2021)	Page
 Increased max voltage on BSTx, GHx and Changes from Revision B (February 2021) RGE デバイスから「プレビュー」ステータスを自体のである。 Changes from Revision A (December 2020) 	to Revisio 削除)) to Revisi	n C (February 2021) on B (February 2021)	Page

Submit Document Feedback



5 Device Comparison Table

Device Variants	Package	Integrated Bootstrap Diode	GLx polarity with respect to INLx Input	Deadtime
DRV8300DI		Yes	Inverted	Fixed
DRV8300D	20-Pin TSSOP	Yes	Non-Inverted	Fixed
DRV8300N	20-FIII 1330F	No	Non-Inverted	Fixed
DRV8300NI		No	Inverted	Fixed
DRV8300N	24-Pin VQFN	No	Non-Inverted or Inverted	Variable
DRV8300D	24-1 III VQFN	Yes	Non-Inverted or Inverted	Variable



6 Pin Configuration and Functions




図 6-1. DRV8300D, DRV8300N RGE Package 24-Pin VQFN With Exposed Thermal Pad Top View

表 6-1. Pin Functions—24-Pin DRV8300 Devices

	PIN	TYPE(1)	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
BSTA	20	0	Bootstrap output pin. Connect capacitor between BSTA and SHA
BSTB	17	0	Bootstrap output pin. Connect capacitor between BSTB and SHB
BSTC	14	0	Bootstrap output pin. Connect capacitor between BSTC and SHC
DT	21	ı	Deadtime input pin. Connect resistor to ground for variable deadtime, fixed deadtime when left it floating
GHA	19	0	High-side gate driver output. Connect to the gate of the high-side power MOSFET.
GHB	16	0	High-side gate driver output. Connect to the gate of the high-side power MOSFET.
GHC	13	0	High-side gate driver output. Connect to the gate of the high-side power MOSFET.
GLA	11	0	Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
GLB	10	0	Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
GLC	9	0	Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
INHA	22	I	High-side gate driver control input. This pin controls the output of the high-side gate driver.
INHB	23	I	High-side gate driver control input. This pin controls the output of the high-side gate driver.
INHC	24	ı	High-side gate driver control input. This pin controls the output of the high-side gate driver.
INLA	1	ı	Low-side gate driver control input. This pin controls the output of the low-side gate driver.
INLB	2	I	Low-side gate driver control input. This pin controls the output of the low-side gate driver.
INLC	3	I	Low-side gate driver control input. This pin controls the output of the low-side gate driver.
MODE	5	ı	Mode Input controls polarity of GLx compared to INLx inputs. Mode pin floating: GLx output polarity same(Non-Inverted) as INLx input Mode pin to GVDD: GLx output polarity inverted compared to INLx input
NC	7, 8	NC	No internal connection. This pin can be left floating or connected to system ground.
GND	6	PWR	Device ground.
SHA	18	I	High-side source sense input. Connect to the high-side power MOSFET source.
SHB	15	I	High-side source sense input. Connect to the high-side power MOSFET source.
SHC	12	I	High-side source sense input. Connect to the high-side power MOSFET source.
GVDD	4	PWR	Gate driver power supply input. Connect a X5R or X7R, GVDD-rated ceramic and greater then or equal to 10-uF local capacitance between the GVDD and GND pins.

(1) PWR = power, I = input, O = output, NC = no connection

Product Folder Links: DRV8300




図 6-2. DRV8300D, DRV8300N, DRV8300DI, DRV8300NI PW Package 20-Pin TSSOP Top View

表 6-2. Pin Functions—20-Pin DRV8300 Devices

	PIN	TVDE4	DESCRIPTION
NAME	NO.	TYPE1	DESCRIPTION
BSTA	20	0	Bootstrap output pin. Connect capacitor between BSTA and SHA
BSTB	17	0	Bootstrap output pin. Connect capacitor between BSTB and SHB
BSTC	14	0	Bootstrap output pin. Connect capacitor between BSTC and SHC
GHA	19	0	High-side gate driver output. Connect to the gate of the high-side power MOSFET.
GHB	16	0	High-side gate driver output. Connect to the gate of the high-side power MOSFET.
GHC	13	0	High-side gate driver output. Connect to the gate of the high-side power MOSFET.
GLA	11	0	Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
GLB	10	0	Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
GLC	9	0	Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
INHA	1	I	High-side gate driver control input. This pin controls the output of the high-side gate driver.
INHB	2	I	High-side gate driver control input. This pin controls the output of the high-side gate driver.
INHC	3	I	High-side gate driver control input. This pin controls the output of the high-side gate driver.
INLA	4	I	Low-side gate driver control input. This pin controls the output of the low-side gate driver.
INLB	5	I	Low-side gate driver control input. This pin controls the output of the low-side gate driver.
INLC	6	I	Low-side gate driver control input. This pin controls the output of the low-side gate driver.
GND	8	PWR	Device ground.
SHA	18	I	High-side source sense input. Connect to the high-side power MOSFET source.
SHB	15	I	High-side source sense input. Connect to the high-side power MOSFET source.
SHC	12	I	High-side source sense input. Connect to the high-side power MOSFET source.
GVDD	7	PWR	Gate driver power supply input. Connect a X5R or X7R, GVDD-rated ceramic and greater then or equal to 10-uF local capacitance between the GVDD and GND pins.

1. PWR = power, I = input, O = output, NC = no connection



7 Specifications

7.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Gate driver regulator pin voltage	GVDD	-0.3	21.5	V
Bootstrap pin voltage	BSTx	-0.3	125	V
Bootstrap pin voltage	BSTx with respect to SHx	-0.3	21.5	V
Logic pin voltage	INHx, INLx, MODE, DT	-0.3	V _{GVDD} +0.3	V
High-side gate drive pin voltage	GHx	-22	125	V
High-side gate drive pin voltage	GHx with respect to SHx	-0.3	22	V
Transient 500-ns high-side gate drive pin voltage	GHx with respect to SHx	-5	22	V
Low-side gate drive pin voltage	GLx	-0.3	V _{GVDD} +0.3	V
Transient 500-ns low-side gate drive pin voltage	GLx	-5	V _{GVDD} +0.3	V
High-side source pin voltage	SHx	-22	110	V
Ambient temperature, T _A		-40	125	°C
Junction temperature, T _J		-40	150	°C
Storage temperature, T _{stg}		-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime

7.2 ESD Ratings Comm

			VALUE	UNIT
Electrostatic		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1000	V
V _{(ESI}	^{D)} discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±250	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating temperature range (unless otherwise noted)

			MIN	NOM M	AX	UNIT
V_{GVDD}	Power supply voltage	GVDD	5		20	V
V _{SHx}	High-side source pin voltage	SHx	-2		85	V
V _{SHx}	Transient 2µs high-side source pin voltage	SHx	-22		85	V
V _{BST}	Bootstrap pin voltage	BSTx	5		05	V
V _{BST}	Bootstrap pin voltage	BSTx with respect to SHx	5		20	V
V _{IN}	Logic input voltage	INHx, INLx, MODE, DT	0	GV	DD	V
f _{PWM}	PWM frequency	INHx, INLx	0	2	200	kHz
V _{SHSL}	Slew rate on SHx pin (DRV8300D and DRV8300DI)				2	V/ns
V_{SHSL}	Slew rate on SHx pin (DRV8300N and DRV8300NI)				50	V/ns
C _{BOOT} (1)	Capacitor between BSTx and SHx (DRV8300D and DRV8300DI)				1	μF
T _A	Operating ambient temperature		-40		25	°C

Product Folder Links: DRV8300

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

over operating temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
T_J	Operating junction temperature	-40		150	°C

(1) Current flowing through boot diode (D_{BOOT}) needs to be limited for $C_{BOOT} > 1 \mu F$

7.4 Thermal Information

		DRV	8300	
	THERMAL METRIC ⁽¹⁾	PW (TSSOP)	RGE (VQFN)	UNIT
		20 PINS	24 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	97.4	49.3	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	38.3	42.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	48.8	26.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	4.3	2.2	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	48.4	26.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	11.5	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Electrical Characteristics

 $4.8~V \le V_{GVDD} \le 20~V, -40^{\circ}C \le T_{J} \le 150^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
POWER SUPPLIES (GVDD, BSTx) GVDD standby mode current INHx = INLX = 0; V_BSTx = V_GVDD 400 800 1400									
	GVDD standby mode current	INHx = INLX = 0; V _{BSTx} = V _{GVDD}	400	800	1400	μA			
I_{GVDD}	GVDD active mode current		400	825	1400	μΑ			
IL _{BSx}	Bootstrap pin leakage current	$V_{BSTx} = V_{SHx} = 85V; V_{GVDD} = 0V$	2	4	7	μA			
IL _{BS_TRAN}		INHx = Switching@20kHz	30	105	220	μΑ			
IL _{BS_DC}		INHx = High	30	85	150	μA			
IL _{SHx}	High-side source pin leakage current		30	55	80	μA			
LOGIC-LEVE	EL INPUTS (INHx, INLx, MODE)								
V _{IL_MODE}	Input logic low voltage	Mode pin			0.6	V			
V _{IL}	Input logic low voltage	INLx, INHx pins			0.8	V			
V _{IH_MODE}	Input logic high voltage	Mode pin	3.7			V			
V _{IH}	Input logic high voltage	INLx, INHx pins	2.0			V			
V _{HYS_MODE}	Input hysteresis	Mode pin	1600	2000	2400	mV			
V _{HYS}	Input hysteresis	INLx, INHx pins	40	100	260	mV			
1	INLy Input logic low current	1 111 1	-1	0	1	μΑ			
'IL_INLx	INEX IIIput logic low current		5	20	30	μΑ			
1	INLy Input logic high current		5	20	30	μA			
I _{IH_INL} x	INLx Input logic high current	V _{PIN} (Pin Voltage) = 5 V; INLx in inverting mode	0	0.5	1.5	μΑ			
I _{IL}	INHx, MODE Input logic low current	V _{PIN} (Pin Voltage) = 0 V;	-1	0	1	μA			
I _{IH}	INHx, MODE Input logic high current	V _{PIN} (Pin Voltage) = 5 V;	5	20	30	μΑ			
R _{PD_INHx}	INHx Input pulldown resistance	To GND	120	200	280	kΩ			



$4.8~\text{V} \le \text{V}_{\text{GVDD}} \le 20~\text{V}, -40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 150^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R _{PD_INLx}	INLx Input pulldown resistance	To GND, INLx in non-inverting mode	120	200	280	kΩ
R _{PU_INLx}	INLx Input pullup resistance	To INT_5V, INLx in inverting mode	120	200	280	kΩ
R _{PD_MODE}	MODE Input pulldown resistance	To GND	120	200	280	kΩ
GATE DRIVE	RS (GHx, GLx, SHx, SLx)					
V _{GHx_LO}	High-side gate drive low level voltage	I _{GLx} = -100 mA; V _{GVDD} = 12V; No FETs connected	0	0.15	0.35	V
V _{GHx_HI}	High-side gate drive high level voltage (V _{BSTx} - V _{GHx})	I _{GHx} = 100 mA; V _{GVDD} = 12V; No FETs connected	0.3	0.6	1.2	V
V _{GLx_LO}	Low-side gate drive low level voltage	I _{GLx} = -100 mA; V _{GVDD} = 12V; No FETs connected	0	0.15	0.35	V
V _{GLx_HI}	Low-side gate drive high level voltage (V _{GVDD} - V _{GHx})	I _{GHx} = 100 mA; V _{GVDD} = 12V; No FETs connected	0.3	0.6	1.2	V
I _{DRIVEP_HS}	High-side peak source gate current	GHx-SHx = 12V	400	750	1200	mA
DRIVEN_HS	High-side peak sink gate current	GHx-SHx = 0V	850	1500	2100	mA
I _{DRIVEP_LS}	Low-side peak source gate current	GLx = 12V	400	750	1200	mA
I _{DRIVEN_LS}	Low-side peak sink gate current	GLx = 0V	850	1500	2100	mA
t _{PD}	Input to output propagation delay	INHx, INLx to GHx, GLx; $V_{GVDD} = V_{BSTx} - V_{SHx} > 8V$; SHx = 0V, No load on GHx and GLx	70	125	180	ns
PD_match	Matching propagation delay per phase	GHx turning OFF to GLx turning ON, GLx turning OFF to GHx turning ON; $V_{GVDD} = V_{BSTx} - V_{SHx} > 8V$; SHx = 0V, No load on GHx and GLx	-30	±4	30	ns
PD_match	Matching propagation delay phase to phase	GHx/GLx turning ON to GHy/GLy turning ON, GHx/GLx turning OFF to GHy/GLy turning OFF; $V_{GVDD} = V_{BSTx} - V_{SHx} > 8V$; SHx = 0V, No load on GHx and GLx	-30	±4	30	ns
t _{R_GLx}	GLx rise time (10% to 90%)	C_{LOAD} = 1000 pF; V_{GVDD} = V_{BSTx} - V_{SHx} > 8V; SHx = 0V	10	24	50	ns
t _{R_GHx}	GHx rise time (10% to 90%)	C_{LOAD} = 1000 pF; V_{GVDD} = V_{BSTx} - V_{SHx} > 8V; SHx = 0V	10	24	50	ns
t _{F_GLx}	GLx fall time (90% to 10%)	C _{LOAD} = 1000 pF; V _{GVDD} = V _{BSTx} - V _{SHx} > 8V; SHx = 0V	5	12	30	ns
t _{F_GHx}	GHx fall time (90% to 10%)	C_{LOAD} = 1000 pF; V_{GVDD} = V_{BSTx} - V_{SHx} > 8V; SHx = 0V	5	12	30	ns
		DT pin floating	150	215	280	ns
DEAD	Gate drive dead time	DT pin connected to GND	150	215	280	ns
DEAD	Cate drive dead tille	40 kΩ between DT pin and GND	150	200	260	ns
		400 kΩ between DT pin and GND	1500	2000	2600	ns
t _{PW_MIN}	Minimum input pulse width on INHx, INLx that changes the output on GHx, GLx		40	70	150	ns
BOOTSTRAP	DIODES (DRV8300D, DRV8300DI)					
V=	Bootstrap diode forward voltage	I _{BOOT} = 100 μA	0.45	0.7	0.85	V
V_{BOOTD}	Bootstrap glode forward voltage	I _{BOOT} = 100 mA	2	2.3	3.1	V
R _{воотр}	Bootstrap dynamic resistance $(\Delta V_{BOOTD}/\Delta I_{BOOT})$	I _{BOOT} = 100 mA and 80 mA	11	15	25	Ω
PROTECTION	CIRCUITS					
V_{GVDDUV}	Gate Driver Supply undervoltage lockout (GVDDUV)	Supply rising	4.45	4.6	4.7	V
	, ,	Supply falling	4.2	4.35	4.4	V
V _{GVDDUV_HYS}	Gate Driver Supply UV hysteresis	Rising to falling threshold	250	280	310	mV

4.8 V \leq V_{GVDD} \leq 20 V, -40° C \leq T_J \leq 150 $^{\circ}$ C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{GVDDUV}	Gate Driver Supply undervoltage deglitch time		5	10	13	μs
V _{BSTUV}	Boot Strap undervoltage lockout (V _{BSTx} - V _{SHx})	Supply rising	3.6	4.2	4.8	V
	Boot Strap undervoltage lockout (V _{BSTx} - V _{SHx})	Supply falling	3.5	4	4.5	V
V _{BSTUV_HYS}	Bootstrap UV hysteresis	Rising to falling threshold		200		mV
t _{BSTUV}	Bootstrap undervoltage deglitch time		6	10	22	μs

7.6 Timing Diagrams




図 7-1. Propagation Delay(t_{PD})







図 7-2. Propagation Delay Match (t_{PD_match})

7.7 Typical Characteristics











8 Detailed Description

8.1 Overview

The DRV8300 family of devices is a gate driver for three-phase motor drive applications. These devices decrease system component count, saves PCB space and cost by integrating three independent half-bridge gate drivers and optional bootstrap diodes.

DRV8300 supports external N-channel high-side and low-side power MOSFETs and can drive 750-mA source, 1.5-A sink peak currents with total combined 30-mA average output current. The DRV8300 family of devices are available in 0.5-mm pitch QFN and 0.65-mm pitch TSSOP surface-mount packages. The QFN size is 4×4 mm (0.5-mm pin pitch) for the 24-pin package, and TSSOP body size is 6.5×4.4 mm (0.65-mm pin pitch) for the 20-pin package.



8.2 Functional Block Diagram





図 8-1. Block Diagram for DRV8300D



** QFN-24 Package

図 8-2. Block Diagram for DRV8300N



8.3 Feature Description

8.3.1 Three BLDC Gate Drivers

The DRV8300 integrates three half-bridge gate drivers, each capable of driving high-side and low-side N-channel power MOSFETs. Input on GVDD provides the gate bias voltage for the low-side MOSFETs. The high voltage is generated using bootstrap capacitor and GVDD supply. The half-bridge gate drivers can be used in combination to drive a three-phase motor or separately to drive other types of loads.

8.3.1.1 Gate Drive Timings

8.3.1.1.1 Propagation Delay

The propagation delay time (t_{pd}) is measured as the time between an input logic edge to a detected output change. This time has two parts consisting of the input deglitcher delay and the delay through the analog gate drivers.

The input deglitcher prevents high-frequency noise on the input pins from affecting the output state of the gate drivers. The analog gate drivers have a small delay that contributes to the overall propagation delay of the device

8.3.1.1.2 Deadtime and Cross-Conduction Prevention

In the DRV8300, high-side and low-side inputs operate independently, with an exception to prevent cross conduction when high and low side are turned ON at same time. The DRV8300 turns OFF high-side and low-side output to prevent shoot through when the both high-side and low-side inputs are at logic HIGH at same time.

The DRV8300 also provides option to insert additional deadtime to prevent the external high-side and low-side MOSFET from switching on at the same time. In the devices with DT pin (QFN package), deadtime can be linearly adjusted between 200 ns to 2000 ns by configuring resistor value between DT and GND. When the DT pin is left floating, fixed deadtime of 200 nS (typical value) is inserted. The value of resistor can be calculated using 式 1.

$$R_{DT}(k\Omega) = \frac{Deadtime (nS)}{5} \tag{1}$$

In the devices without DT pin (TSSOP package), fixed deadtime of 200 ns (typical value) is inserted to prevent high and low side gate output turning ON at same time.




図 8-3. Cross Conduction Prevention and Deadtime Insertion

Submit Document Feedback

8.3.1.2 Mode (Inverting and non inverting INLx)

The DRV8300 has flexibility of accepting different kind of inputs on INLx. In the devices with MODE pin (QFN package), the DRV8300 provides option of configuring the GLx outputs to be inverted or non-inverted compared to polarity of signal on INLx pins. When the MODE pin is left floating, the INLx is configured to be in non-inverting mode and GLx output is in phase with respect to INLx (see \boxtimes 8-4), whereas when the MODE pin is connected to GVDD, GLx output is out of phase with respect to INLx (see \boxtimes 8-5). In devices without MODE pin (TSSOP package device), there are different device option available for inverting and non inverting inputs (see $\trianglerighteq D \supseteq \square D$).




図 8-5. Inverted INLx inputs


DT

DT



8.3.2 Pin Diagrams

☑ 8-6 shows the input structure for the logic level pins INHx, INLx. INHx and non-inverted INLx has passive pull down, so when inputs are floating the output the gate driver will be pulled low. ☑ 8-7 shows the input structure for the inverted INLx pins. The inverted INLx has passive pull up, so when inputs are floating the output of the low-side gate driver will be pulled low.



8.3.3 Gate Driver Protective Circuits

The DRV8300 is protected against BSTx undervoltage and GVDD undervoltage events.

20 11 date Addon and Roopenso										
FAULT	CONDITION	GATE DRIVER	RECOVERY							
V _{BSTx} undervoltage (BSTUV)	V _{BSTx} < V _{BSTUV}	GHx - Hi-Z	Automatic: V _{BSTx} > V _{BSTUV} and low to high PWM edge detected on INHx pin							
GVDD undervoltage (GVDDUV)	V _{GVDD} < V _{GVDDUV}	Hi-Z	Automatic: V _{GVDD} > V _{GVDDUV}							

表 8-1. Fault Action and Response

8.3.3.1 V_{BSTx} Undervoltage Lockout (BSTUV)

The DRV8300 has separate voltage comparator to detect undervoltage condition for each phases. If at any time the voltage on the BSTx pin falls lower than the V_{BSTUV} threshold, high side external MOSFETs of that particular phase is disabled by disabling (Hi-Z) GHx pin. Normal operation starts again when the BSTUV condition clears and low to high PWM edge is detected on INHx input of the same phase that BSTUV condition was detected. BSTUV protection ensures that high-side MOSFETs are not driven when the BSTx pins has lower value.

8.3.3.2 GVDD Undervoltage Lockout (GVDDUV)

If at any time the voltage on the GVDD pin falls lower than the V_{GVDDUV} threshold voltage, all of the external MOSFETs are disabled. Normal operation starts again when the GVDDUV condition clears. GVDDUV protection ensures that external MOSFETs are not driven when the GVDD input is at lower value.

8.4 Device Functional Modes

The DRV8300 is in operating (active) mode, whenever the GVDD and BST pins are higher than the UV threshold (GVDD > V_{GVDDUV} and V_{BSTX} > V_{BSTUV}). In active mode, the gate driver output GHx and GLX will follow respective inputs INHx and INLx.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The DRV8300 family of devices is primarily used in applications for three-phase brushless DC motor control. The design procedures in the セクション 9.2 section highlight how to use and configure the DRV8300.



9.2 Typical Application




図 9-1. Application Schematic

9.2.1 Design Requirements

表 9-1 lists the example design input parameters for system design.

表 9-1. Design Parameters

EXAMPLE DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE		
MOSFET	-	CSD19532Q5B		
Gate Supply Voltage	V_{GVDD}	12 V		
Gate Charge	Q_{G}	48 nC		

9.2.2 Bootstrap Capacitor and GVDD Capacitor Selection

The bootstrap capacitor must be sized to maintain the bootstrap voltage above the undervoltage lockout for normal operation. 式 2 calculates the maximum allowable voltage drop across the bootstrap capacitor:

$$\Delta V_{BSTX} = V_{GVDD} - V_{BOOTD} - V_{BSTUV} \tag{2}$$

$$=12 \text{ V} - 0.85 \text{ V} - 4.5 \text{ V} = 6.65 \text{ V}$$

where

- V_{GVDD} is the supply voltage of the gate drive
- V_{BOOTD} is the forward voltage drop of the bootstrap diode
- V_{BSTUV} is the threshold of the bootstrap undervoltage lockout

In this example the allowed voltage drop across bootstrap capacitor is 6.65 V. It is generally recommended that ripple voltage on both the bootstrap capacitor and GVDD capacitor should be minimized as much as possible. Many of commercial, industrial, and automotive applications use ripple value between 0.5 V to 1 V.

The total charge needed per switching cycle can be estimated with ± 3 :

$$Q_{TOT} = Q_G + \frac{IL_{BS_TRANS}}{f_{SW}} \tag{3}$$

=48 nC + 220 μ A/20 kHz = 50 nC + 11 nC = 59 nC

where

- · Q_G is the total MOSFET gate charge
- I_{LBS TRAN} is the bootstrap pin leakage current
- f_{SW} is the is the PWM frequency

The minimum bootstrap capacitor an then be estimated as below assuming 1V ΔV_{BSTx}:

$$C_{BST_MIN} = \frac{Q_{TOT}}{\Delta V_{BSTX}} \tag{4}$$

= 59 nC / 1 V = 59 nF

The calculated value of minimum bootstrap capacitor is 59 nF. It should be noted that, this value of capacitance is needed at full bias voltage. In practice, the value of the bootstrap capacitor must be greater than calculated value to allow for situations where the power stage may skip pulse due to various transient conditions. It is recommended to use a 100 nF bootstrap capacitor in this example. It is also recommenced to include enough margin and place the bootstrap capacitor as close to the BSTx and SHx pins as possible.


$$C_{GVDD} \ge 10 \times C_{BSTX}$$
 (5)

 $= 10*100 \text{ nF} = 1 \mu\text{F}$



For this example application choose 1 μ F C_{GVDD} capacitor. Choose a capacitor with a voltage rating at least twice the maximum voltage that it will be exposed to because most ceramic capacitors lose significant capacitance when biased. This value also improves the long term reliability of the system.

9.2.3 Application Curves





10 Power Supply Recommendations

The DRV8300 is designed to operate from an input voltage supply (GVDD) range from 4.8 V to 20 V. A local bypass capacitor should be placed between the GVDD and GND pins. This capacitor should be located as close to the device as possible. A low ESR, ceramic surface mount capacitor is recommended. It is recommended to use two capacitors across GVDD and GND: a low capacitance ceramic surface-mount capacitor for high frequency filtering placed very close to GVDD and GND pin, and another high capacitance value surface-mount capacitor for device bias requirements. In a similar manner, the current pulses delivered by the GHx pins are sourced from the BSTx pins. Therefore, capacitor across the BSTx to SHx is recommended, it should be high enough capacitance value capacitor to deliver GHx pulses

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback




11 Layout

11.1 Layout Guidelines

- Low ESR/ESL capacitors must be connected close to the device between GVDD and GND and between BSTx and SHx pins to support high peak currents drawn from GVDD and BSTx pins during the turn-on of the external MOSFETs.
- To prevent large voltage transients at the drain of the top MOSFET, a low ESR electrolytic capacitor and a good quality ceramic capacitor must be connected between the high side MOSFET drain and ground.
- In order to avoid large negative transients on the switch node (SHx) pin, the parasitic inductances between the source of the high-side MOSFET and the source of the low-side MOSFET must be minimized.
- In order to avoid unexpected transients, the parasitic inductance of the GHx, SHx, and GLx connections must be minimized. Minimize the trace length and number of vias wherever possible. Minimum 10 mil and typical 15 mil trace width is recommended.
- · Resistance between DT and GND must be place as close as possible to device
- Place the gate driver as close to the MOSFETs as possible. Confine the high peak currents that charge and discharge the MOSFET gates to a minimal physical area by reducing trace length. This confinement decreases the loop inductance and minimize noise issues on the gate terminals of the MOSFETs.
- In QFN package device variants, NC pins can be connected to GND to increase ground conenction between thermal pad and external ground plane.
- Refer to sections General Routing Techniques and MOSFET Placement and Power Stage Routing in Application Report

11.2 Layout Example



GVDD capacitor close to device

12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 サポート・リソース

TI E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

12.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2022 Texas Instruments Incorporated

www.ti.com 22-Nov-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DRV8300DIPWR	ACTIVE	TSSOP	PW	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	8300DI	Samples
DRV8300DPWR	ACTIVE	TSSOP	PW	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	8300D	Samples
DRV8300DRGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	8300D	Samples
DRV8300NIPWR	ACTIVE	TSSOP	PW	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	8300NI	Samples
DRV8300NPWR	ACTIVE	TSSOP	PW	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	8300N	Samples
DRV8300NRGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	8300N	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

www.ti.com 22-Nov-2021

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8300DIPWR	TSSOP	PW	20	3000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
DRV8300DPWR	TSSOP	PW	20	3000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
DRV8300DRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
DRV8300NIPWR	TSSOP	PW	20	3000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
DRV8300NPWR	TSSOP	PW	20	3000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
DRV8300NRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2



www.ti.com 3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8300DIPWR	TSSOP	PW	20	3000	356.0	356.0	35.0
DRV8300DPWR	TSSOP	PW	20	3000	356.0	356.0	35.0
DRV8300DRGER	VQFN	RGE	24	3000	367.0	367.0	35.0
DRV8300NIPWR	TSSOP	PW	20	3000	356.0	356.0	35.0
DRV8300NPWR	TSSOP	PW	20	3000	356.0	356.0	35.0
DRV8300NRGER	VQFN	RGE	24	3000	367.0	367.0	35.0



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.





NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022. Texas Instruments Incorporated