## PWM using FTM (FlexTimer)

#### Hyeongrae Kim


Architecture and Compiler for Embedded System LAB.
School of Electronics Engineering, KNU, KOREA
2020-11-05



- PWM pulse width에 따른 LED 밝기 변화
  - 1. 새로운 예제를 위한 프로젝트를 생성한다.
  - 2. 원하는 동작을 위해 레지스터와 메모리에 직접 접근해서 값을 써야한다.
  - 3. Board Schematic을 통해 해당 보드의 가변 저항에 대한 정보를 파악한다.
  - 4. 사용할 ADC 모듈의 동작 원리를 파악하고 메모리 맵을 분석한다.
  - 5. 보드 정보를 포함한 프로젝트를 생성했을 때, 해당 보드의 메모리 맵 정보가 헤더파일로 추가되기 때문에 이를 참고할 수 있다.
  - 6. 분석 결과를 활용해 임베디드 프로그래밍을 한다.

#### 1. Schematic 분석

- ✓ 해당 보드의 Schematic을 확인했을 때, 여러 FTM0\_CH이 있다.
- ✓ FlexTimer Module (FTM)에서 PWM 신호를 생성할 수 있다.
- ✓ 21번 Pin의 Alternative functionality인 FTM0\_CH1을 사용하면 PWM 신호를 Green LED의 입력으로 사용할 수 있다.





#### 2. Data sheet 분석: FTM0 클럭 설정

✓ PCC\_FTM0 Register에서 CGC bit를 set하여 Clock enable 설정을 한다.

PCC base address: 4006\_5000h

Offset	Register	Width	Access	Reset value
		(In bits)		
80h	PCC FTFC Register (PCC_FTFC)	32	RW	C000_0000H
84h	PCC DMAMUX Register (PCC_DMAMUX)	32	RW	8000_0000
90h	PCC FlexCAN0 Register (PCC_FlexCAN0)	32	RW	8000_0000
94h	PCC FlexCAN1 Register (PCC_FlexCAN1)	32	RW	8000_0000
98h	PCC FTM3 Register (PCC_FTM3)	32	RW	8000_0000
9Ch	PCC ADC1 Register (PCC_ADC1)	32	RW	8000_0000
ACh	PCC FlexCAN2 Register (PCC_FlexCAN2)	32	RW	8000_0000
B0h	PCC LPSPI0 Register (PCC_LPSPI0)	32	RW	8000_00001
B4h	PCC LPSPI1 Register (PCC_LPSPI1)	32	RW	8000_0000
B8h	PCC LPSPI2 Register (PCC_LPSPI2)	32	RW	8000_00001
C4h	PCC PDB1 Register (PCC_PDB1)	32	RW	8000_0000
C8h	PCC CRC Register (PCC_CRC)	32	RW	8000_0000
D8h	PCC PDB0 Register (PCC_PDB0)	32	RW	8000_0000
DCh	PCC LPIT Register (PCC_LPIT)	32	RW	8000_0000
E0h	PCC FTM0 Register (PCC_FTM0)	32	RW	8000_0000
E4h	PCC FTM1 Register (PCC_FTM1)	32	RW	8000_0000
E8h	PCC FTM2 Register (PCC_FTM2)	32	RW	8000_0000
ECh	PCC ADC0 Register (PCC_ADC0)	32	RW	8000_0000
F4h	PCC RTC Register (PCC_RTC)	32	RW	8000_0000
100h	PCC LPTMR0 Register (PCC_LPTMR0)	32	RW	8000_0000
124h	PCC PORTA Register (PCC_PORTA)	32	RW	8000_0000
128h	PCC PORTB Register (PCC_PORTB)	32	RW	8000_0000
12Ch	PCC PORTC Register (PCC_PORTC)	32	RW	8000_0000
130h	PCC PORTD Register (PCC_PORTD)	32	RW	8000_0000
134h	PCC PORTE Register (PCC_PORTE)	32	RW	8000_0000
150h	PCC SAI0 Register (PCC_SAI0)	32	RW	8000_0000
154h	PCC SAI1 Register (PCC_SAI1)	32	RW	8000_0000
168h	PCC FlexIO Register (PCC_FlexIO)	32	RW	8000_0000
184h	PCC EWM Register (PCC_EWM)	32	RW	8000_00001
198h	PCC LPI2C0 Register (PCC_LPI2C0)	32	RW	8000_00001
19Ch	PCC LPI2C1 Register (PCC_LPI2C1)	32	RW	8000_0000
1A8h	PCC LPUART0 Register (PCC_LPUART0)	32	RW	8000_0000
1ACh	PCC LPUART1 Register (PCC_LPUART1)	32	RW	8000_0000
1B0h	PCC LPUART2 Register (PCC_LPUART2)	32	RW	8000_00001
1B8h	PCC FTM4 Register (PCC_FTM4)	32	RW	8000_00001
1BCh	PCC FTM5 Register (PCC_FTM5)	32	RW	8000_00001
1C0h	PCC FTM6 Register (PCC_FTM6)	32	RW	8000_0000
1C4h	PCC FTM7 Register (PCC_FTM7)	32	RW	8000_0000
1CCh	PCC CMP0 Register (PCC_CMP0)	32	RW	8000_00001
1D8h	PCC QSPI Register (PCC_QSPI)	32	RW	8000_00001
1E4h	PCC ENET Register (PCC_ENET)	32	RW	8000_0000

Bits	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bits R	<u>с</u> «	cac	Reserved	0		PC S			0							
W																
Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R						(	)						0		0	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Field	Function
31	Present
PR	This bit shows whether the peripheral is present on this device.
	0b - Peripheral is not present. 1b - Peripheral is present.
30	Clock Gate Control
CGC	This read/write bit enables the interface clock for the peripheral, allowing access to the module's registers. It also controls whether the clock selection and divider options can be modified.
	Ob - Clock disabled. The current clock selection and divider options are not locked and can be modified.  1b - Clock enabled. The current clock selection and divider options are locked and cannot be modified.

#### 2. Data sheet 분석: FTM0 클럭 설정

✓ PCC\_FTM0 Register에서 PCS bit를 set하여 Clock source select 설정을 한다.


PCC base address: 4006 5000h

Offset	Register	Width	Access	Reset value
		(In bits)		
80h	PCC FTFC Register (PCC_FTFC)	32	RW	C000_0000H
84h	PCC DMAMUX Register (PCC_DMAMUX)	32	RW	8000_0000
90h	PCC FlexCAN0 Register (PCC_FlexCAN0)	32	RW	8000_0000
94h	PCC FlexCAN1 Register (PCC_FlexCAN1)	32	RW	8000_00001
98h	PCC FTM3 Register (PCC_FTM3)	32	RW	8000_0000
9Ch	PCC ADC1 Register (PCC_ADC1)	32	RW	8000_0000
ACh	PCC FlexCAN2 Register (PCC_FlexCAN2)	32	RW	8000_0000
B0h	PCC LPSPI0 Register (PCC_LPSPI0)	32	RW	8000_0000
B4h	PCC LPSPI1 Register (PCC_LPSPI1)	32	RW	8000_0000
B8h	PCC LPSPI2 Register (PCC_LPSPI2)	32	RW	8000_0000
C4h	PCC PDB1 Register (PCC_PDB1)	32	RW	8000_0000
C8h	PCC CRC Register (PCC_CRC)	32	RW	8000_0000
D8h	PCC PDB0 Register (PCC_PDB0)	32	RW	8000_0000
DCh	PCC LPIT Register (PCC_LPIT)	32	RW	8000_0000
E0h	PCC FTM0 Register (PCC_FTM0)	32	RW	8000_0000
E4h	PCC FTM1 Register (PCC_FTM1)	32	RW	8000_0000
E8h	PCC FTM2 Register (PCC_FTM2)	32	RW	8000_0000
ECh	PCC ADC0 Register (PCC_ADC0)	32	RW	8000_0000
F4h	PCC RTC Register (PCC_RTC)	32	RW	8000_0000
100h	PCC LPTMR0 Register (PCC_LPTMR0)	32	RW	8000_0000
124h	PCC PORTA Register (PCC_PORTA)	32	RW	8000_0000
128h	PCC PORTB Register (PCC_PORTB)	32	RW	8000_0000
12Ch	PCC PORTC Register (PCC_PORTC)	32	RW	8000_0000
130h	PCC PORTD Register (PCC_PORTD)	32	RW	8000_0000
134h	PCC PORTE Register (PCC_PORTE)	32	RW	8000_0000
150h	PCC SAI0 Register (PCC_SAI0)	32	RW	8000_0000
154h	PCC SAI1 Register (PCC_SAI1)	32	RW	8000_0000
168h	PCC FlexIO Register (PCC_FlexIO)	32	RW	8000_0000
184h	PCC EWM Register (PCC_EWM)	32	RW	8000_0000
198h	PCC LPI2C0 Register (PCC_LPI2C0)	32	RW	8000_0000
19Ch	PCC LPI2C1 Register (PCC_LPI2C1)	32	RW	8000_0000
1A8h	PCC LPUARTO Register (PCC_LPUARTO)	32	RW	8000_0000
1ACh	PCC LPUART1 Register (PCC_LPUART1)	32	RW	8000_0000
1B0h	PCC LPUART2 Register (PCC_LPUART2)	32	RW	8000_0000
1B8h	PCC FTM4 Register (PCC_FTM4)	32	RW	8000_0000
1BCh	PCC FTM5 Register (PCC_FTM5)	32	RW	8000_0000
1C0h	PCC FTM6 Register (PCC_FTM6)	32	RW	8000_0000
1C4h	PCC FTM7 Register (PCC_FTM7)	32	RW	8000_0000
1CCh	PCC CMP0 Register (PCC_CMP0)	32	RW	8000_0000
1D8h	PCC QSPI Register (PCC_QSPI)	32	RW	8000_0000
1E4h	PCC ENET Register (PCC_ENET)	32	RW	8000 0000H


Bits	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bits R	۵. «	CGC	Reserved	0		PC S			0							
w						1										
Rese	t 1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R						(	)						0		0	
w																
Rese	t 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


26-24	Peripheral Clock Source Select	٦
PCS	This read/write bit field is used for peripherals that support various clock selections.	
	This field can be written only when the clock is disabled (CGC = 0).	
	000b - Clock is off. An external clock can be enabled for this peripheral.	
	001b - Clock option 1	
	010b - Clock option 2 011b - Clock option 3	
	100b - Clock option 4	
	101b - Clock option 5	

- 2. Data sheet 분석: FTM0 클릭 설정
  - ✓ 해당 FTM PWM 예제에서는 SIRCDIV1\_CLK (PCS = 010, 8MHz)을 사용한다.



- 2. Data sheet 분석 : SC (Status and Control Register) 설정
  - ✓ PWMENn 비트는 PWM enable bit이다.
  - ✓ Green LED가 FTM0\_CH1에 연결되어 있으므로 PWMEN1 비트를 set하면 된다.
  - ✓ PS 비트에 따라 입력 클럭을 Prescale할 수있다.
  - ✓ 해당 예제에선 SIRCDIV1\_CLK(8MHz )를
     2로 나눠 4MHz 클럭으로 사용하므로 해당
     비트는 1으로 세팅한다.





23-16	Channel n PWM enable bit
	This bit enables the PWM channel output. This bit should be set to 0 (output disabled) when an input mode is used.  0b - Channel output port is disabled.  1b - Channel output port is enabled.

```
Prescale Factor Selection

Selects one of 8 division factors for the clock source selected by CLKS. The new prescaler factor affects the clock source on the next FTM input clock cycle after the new value is updated into the register bits.

This field is write protected. It can be written only when MODE[WPDIS] = 1.

000b - Divide by 1

001b - Divide by 2

010b - Divide by 4

011b - Divide by 8


100b - Divide by 16


101b - Divide by 32

110b - Divide by 44


111b - Divide by 128
```

- 2. Data sheet 분석 : SC (Status and Control Register) 설정
  - ✓ CLKS 비트를 설정함으로써 Counter 동작이 시작한다.
  - ✓ 이 예제에서는 External clock을 사용하므로 3으로 세팅한다.





- 2. Data sheet 분석: MOD (Modulo) 설정
  - ✓ Modulo 레지스터는 FTM Counter를 위한 Modulo 값을 포함한다.
  - ✓ FTM Counter가 Modulo 값에 도달하면 TOF bit가 set되고, Counter는 CNTIN 값으로 reload된다.
  - ✓ FTM의 주기는 아래 그림과 같이 (MOD-CNTIN+0x0001) x period of FTM counter clock이 된다.



- 2. Data sheet 분석: MOD (Modulo) 설정
  - ✓ 해당 예제에서 MOD 값은 16000-1로 설정한다.
  - ✓ 이 값으로 설정 시 FTM0의 주기는 MOD-CNTIN(0)+0x0001 = **16000** counter clocks이 된다.
  - ✓ PWM의 주기는 FTM0 카운터 주기와 동일하므로 16000 x 250ns (4MHz 주파수 pulse의 주기) = 4ms가 된다.

Bits	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R								(	0							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R								N 4/	OD							
W								IVIV	OD							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


Field	Function
31-16	Reserved
_	
15-0	MOD
MOD	Modulo Value

- 2. Data sheet 분석: CNTIN (Counter Initial Value) 설정
  - ✓ Counter의 초기값을 설정하는 레지스터다.
  - ✓ 해당 예제에서 해당 레지스터 값은 0으로 세팅한다.

Bits	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R								(	0							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R								IN	шт							
W								IN								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Field	Function
31-16	Reserved
_	
15-0	INIT
INIT	Initial Value Of The FTM Counter

- 2. Data sheet 분석: CnSC (Channel (n) Status And Control) 설정
  - ✓ MSB, MSA, ELSB, ELSA 비트 설정을통해서 PWM 설정을 한다.




5	Channel (n) Mode Select
MSB	Used on the selection of the channel (n) mode. See Channel Modes.
	This field is write protected. It can be written only when MODE[WPDIS] = 1.
4	Channel (n) Mode Select
MSA	Used on the selection of the channel (n) mode. See Channel Modes.
	This field is write protected. It can be written only when MODE[WPDIS] = 1.
3	Channel (n) Edge or Level Select
ELSB	Used on the selection of the channel (n) mode. See Channel Modes.
	This field is write protected. It can be written only when MODE[WPDIS] = 1.
2	Channel (n) Edge or Level Select
ELSA	Used on the selection of the channel (n) mode. See Channel Modes.
	This field is write protected. It can be written only when MODE[WPDIS] = 1.


- 2. Data sheet 분석: CnSC (Channel (n) Status And Control) 설정
  - ✓ 해당 예제에서는 Edge-Aligned PWM Mode로 설정한다.
  - ✓ 해당 예제에서는 Low-true pulses로 설정한다.
  - ✓ Low-True pulses는 현재 Timer가 CnV 값보다 작을 때 1, CnV 값 이상이면 0이다.
  - ✓ High-True pulses는 현재 Timer가 Cnv 값보다 작을 때 0, CnV 값 이상이면 1이다.

MSB:MSA	ELSB:ELSA	Mode	Configuratio n
	10		Capture on Falling Edge Only
	11		Capture on Rising or Falling Edge
01	01	Output Compare	Toggle Output on match
	10		Clear Output on match
	11		Set Output on match
1X	10	Edge-Aligned PWM	High-true pulses (clear Output on match)
	X1		Low-true pulses (set Output on match)

- 2. Data sheet 분석: CnSC (Channel (n) Status And Control) 설정
  - ✓ Low-True pulses의 동작 모습 (MOD=7, CNTIN=0, CnV=3)




- 2. Data sheet 분석: CnV (Channel (n) Status And Control) 설정
  - ✓ 해당 예제에서는 CnV 값 변경을 통해 LED의 밝기를 제어한다.



Field	Function	
31-16	Reserved	
_		
15-0	Channel Value	
VAL	Captured FTM counter value of the input modes or the match value for the output modes	

#### 2. Data sheet 분석: Clock 설정

- ✓ Oscilloscope (OSC)를 통해 Clock (SOSC\_CLK)을 생성한다.
- ✓ System PLL을 통해 SOSC\_CLK의 주파수를변조하여 고주파 Clock (SPLL\_CLK)을 생성한다.
- ✓ 고주파 Clock (SPLL\_CLK)을 분기하여
  Asynchronous Peripheral Source Clock
  (SPLLDIV1\_CLK/SPLLDIV2\_CLK)을 생성한다.
- ✓ 생성된 Asynchronous Peripheral Source
   Clock을 주변 장치에 인가하여 주변 장치를 동작시킬 수 있다.
- ✓ Clock의 상세한 설정 방법은 실습 내용을 벗어나기 때문에 구조만 파악하도록 한다.



#### 3. 프로그래밍

- 1) LPIT 모듈에 인가될 SPLLDIV2\_CLK를 생성하기 위해 SOSC\_CLK를 먼저 생성한다.
  - ✓ 구체적인 클럭 생성 설정은 실습 내용을 벗어나기 때문에 함수를 그대로 구현하도록 한다.
  - ✓ **생성된** SOSC\_CLK는 8MHz이다.

```
void SOSC init 8MHz(void)
    * SOSC Initialization (8 MHz):
    SCG->SOSCDIV = SCG SOSCDIV SOSCDIV1(1)
                   SCG SOSCDIV SOSCDIV2(1);
                                                /* SOSCDIV1 & SOSCDIV2 =1: divide by 1
    SCG->SOSCCFG = SCG SOSCCFG RANGE(2)
                                                /* Range=2: Medium freq (SOSC betw 1MHz-8MHz)
                   SCG SOSCCFG EREFS MASK;
                                                /* HGO=0: Config xtal osc for low power
                                                /* EREFS=1: Input is external XTAL
 while(SCG->SOSCCSR & SCG SOSCCSR LK MASK);
                                                /* Ensure SOSCCSR unlocked
                                                                                                    */
 SCG->SOSCCSR = SCG SOSCCSR SOSCEN MASK;
                                                /* LK=0:
                                                                  SOSCCSR can be written
                                                /* SOSCCMRE=0:
                                                                  OSC CLK monitor IRQ if enabled
                                                /* SOSCCM=0:
                                                                  OSC CLK monitor disabled
                                                /* SOSCERCLKEN=0: Sys OSC 3V ERCLK output clk disabled
                                                /* SOSCLPEN=0:
                                                                  Sys OSC disabled in VLP modes
                                                /* SOSCSTEN=0:
                                                                  Sys OSC disabled in Stop modes
                                                /* SOSCEN=1:
                                                                  Enable oscillator
while(!(SCG->SOSCCSR & SCG SOSCCSR SOSCVLD MASK)); /* Wait for sys OSC clk valid */
```

SOSC\_CLK 생성 함수



SOSC\_CLK 관련 메모리 맵/매크로 (참고)

```
__I uint32_t VERID;
__I uint32_t PARAM;
        uint8 t RESERVED 0[8];
   I wint32 t CSR:
                                                                 /**< Clock Status Register, offset: 0x10 */
/**< Run Clock Control Register, offset: 0x14 */
/**< VLPR Clock Control Register, offset: 0x18 */
  IO uint32 t VCCR:
   IO wint32 t HCCR:
                                                                  /**< HSRUN Clock Control Register, offset: 0x1C
  __IO uint32_t CLKOUTCNFG;
uint8_t RESERVED_1[220];
__IO uint32_t SOSCCSR;
                                                                  /**< System OSC Control Status Register, offset: 0x100 */
  __IO uint32_t SOSCDIV;
_IO uint32_t SOSCCFG;
uint8_t RESERVED_2[244];
                                                                  /**< System OSC Divide Register, offset; 0x104 *.
                                                                  /**< System Oscillator Configuration Register, offset: 0x108 */
   IO uint32 t SIRCCSR;
                                                                 /**< Slow IRC Control Status Register, offset: 0x200 */
/**< Slow IRC Divide Register, offset: 0x204 */
/**< Slow IRC Configuration Register, offset: 0x208 */
  __IO uint32_t SIRCDIV;
__IO uint32_t SIRCCFG;
__uint8_t RESERVED_3[244];
   IO uint32 t FIRCCSR:
                                                                  /**< Fast IRC Control Status Register, offset: 0x300 */
  __IO uint32_t FIRCDIV;
__IO uint32_t FIRCCFG;
                                                                 /**< Fast IRC Divide Register, offset: 0x304 */
/**< Fast IRC Configuration Register, offset: 0x308 */
        uint8_t RESERVED_4[756];
                                                                 /**< System PLL Control Status Register, offset: 0x600 */
   IO uint32 t SPLLCSR:
 __IO uint32_t SPLLDIV;
__IO uint32_t SPLLCFG;
SCG_Type, "SCG_MemMapPtr;
                                                                 /**< System PLL Divide Register, offset: 0x604 */
/**< System PLL Configuration Register, offset: 0x608 */
   ** Number of instances of the SCG module. */
  define SCG_INSTANCE_COUNT
#define SCG BASE
                                                              (0x40064000u)
    Peripheral SCG base pointer */
                                                               ((SCG_Type *)SCG_BASE)
 define SCG SOSCDIV SOSCDIV1 MASK
 define SCG_SOSCDIV_SOSCDIV1_SHIFT
 define SCG_SOSCDIV_SOSCDIV1_WIDTH
 Idefine SCG_SOSCDIV_SOSCDIVI(x)
                                                                (((uint32_t)(((uint32_t)(x))<<SCG_SOSCDIV_SOSCDIV1_SHIFT))&SCG_SOSCDIV_SOSCDIV1_MASK
#define SCG_SOSCDIV_SOSCDIV2_MASK
#define SCG_SOSCDIV_SOSCDIV2_SHIFT
 define SCG SOSCDIV SOSCDIV2 WIDTH
 define SCG_SOSCDIV_SOSCDIV2(x)
 define SCG SOSCCFG EREFS MASK
#define SCG_SOSCCFG_EREFS_SHIFT
#define SCG_SOSCCFG_EREFS_WIDTH
#define SCG SOSCCFG EREFS(x)
                                                                (((uint32 t)(((uint32 t)(x))<<SCG SOSCCFG EREFS SHIFT))&SCG SOSCCFG EREFS MASK)
#define SCG_SOSCCFG_HGO_MASK
#define SCG_SOSCCFG_HGO_SHIFT
#define SCG SOSCCFG HGO WIDTH
#define SCG_SOSCCFG_HGO(x)
#define SCG_SOSCCFG_RANGE_MASK
                                                                 (((uint32_t)(((uint32_t)(x))<<SCG_SOSCCFG_HGO_SHIFT))&SCG_SOSCCFG_HGO_MASK)
#define SCG SOSCCEG RANGE SHIFT
                                                                (((uint32 t)(((uint32 t)(x))<<SCG SOSCCFG RANGE SHIFT))&SCG SOSCCFG RANGE MASK)
 define SCG_SIRCCSR_SIRCEN_MASK
 define SCG_SIRCCSR_SIRCEN_SHIFT
#define SCG SIRCCSR SIRCEN WIDTH
#define SCG_SIRCCSR_SIRCEN(x)
#define SCG_SIRCCSR_SIRCSTEN_MASK
                                                                (((uint32_t)(((uint32_t)(x))<<SCG_SIRCCSR_SIRCEN_SHIFT))&SCG_SIRCCSR_SIRCEN_MASK
 define SCG SIRCCSR SIRCSTEN SHIFT
#define SCG_SIRCCSR_SIRCSTEN_WIDTH
#define SCG_SIRCCSR_SIRCSTEN(x)
                                                                (((uint32_t)(((uint32_t)(x))<<SCG_SIRCCSR_SIRCSTEN_SHIFT))&SCG_SIRCCSR_SIRCSTEN_MASK
#define SCG STRCCSR STRCLPEN MASK
#define SCG_SIRCCSR_SIRCLPEN_SHIFT
#define SCG_SIRCCSR_SIRCLPEN_WIDTH
#define SCG SIRCCSR SIRCLPEN(x)
                                                                (((uint32_t)(((uint32_t)(x))<<SCG_SIRCCSR_SIRCLPEN_SHIFT))&SCG_SIRCCSR_SIRCLPEN_MASK
#define SCG_SIRCCSR_LK_MASK
#define SCG_SIRCCSR_LK_SHIFT
#define SCG SIRCCSR LK WIDTH
#define SCG_SIRCCSR_LK(x)
#define SCG_SIRCCSR_SIRCVLD_MASK
                                                                (((uint32_t)(((uint32_t)(x))<<SCG_SIRCCSR_LK_SHIFT))&SCG_SIRCCSR_LK_MASK
 define SCG SIRCCSR SIRCVLD SHIFT
 define SCG_SIRCCSR_SIRCVLD_WIDTH
define SCG_SIRCCSR_SIRCVLD(x)
                                                                (((uint32_t)(((uint32_t)(x))<<SCG_SIRCCSR_SIRCVLD_SHIFT))&SCG_SIRCCSR_SIRCVLD_MASK)
#define SCG SIRCCSR SIRCSEL MASK
#define SCG_SIRCCSR_SIRCSEL_SHIFT
#define SCG_SIRCCSR_SIRCSEL_WIDTH
                                                                (((uint32 t)(((uint32 t)(x))<<SCG SIRCCSR SIRCSEL SHIFT))&SCG SIRCCSR SIRCSEL MASK)
 define SCG SIRCCSR SIRCSEL(x)
```

#### 3. 프로그래밍

- 2) SOSC\_CLK를 바탕으로 SPLL\_CLK를 생성하고 이를 분기하여 SPLLDIV2\_CLK를 생성한다.
  - 구체적인 클럭 생성 설정은 실습 내용을 벗어나기 때문에 함수를 그대로 구현하도록 한다.
  - ✓ 생성된 SPLL CLK는 160MHz이고, SPLLDIV2 CLK는 40MHz이다.

```
void SPLL init 160MHz(void)
    * SPLL Initialization (160 MHz):
                                               /* Ensure SPLLCSR unlocked
 while(SCG->SPLLCSR & SCG SPLLCSR LK MASK);
                                               /* SPLLEN=0: SPLL is disabled (default)
 SCG->SPLLCSR &= ~SCG SPLLCSR SPLLEN MASK;
 SCG->SPLLDIV |= SCG SPLLDIV SPLLDIV1(2)|
                                               /* SPLLDIV1 divide by 2 */
                   SCG SPLLDIV SPLLDIV2(3);
                                               /* SPLLDIV2 divide by 4 */
 SCG->SPLLCFG = SCG SPLLCFG MULT(24);
                                               /* PREDIV=0: Divide SOSC CLK by 0+1=1
                                               /* MULT=24: Multiply sys pll by 4+24=40
                                               /* SPLL CLK = 8MHz / 1 * 40 / 2 = 160 MHz
 while(SCG->SPLLCSR & SCG SPLLCSR LK MASK);
                                               /* Ensure SPLLCSR unlocked
 SCG->SPLLCSR |= SCG SPLLCSR SPLLEN MASK;
                                               /* LK=0:
                                                               SPLLCSR can be written
                                               /* SPLLCMRE=0: SPLL CLK monitor IRQ if enabled
                                                               SPLL CLK monitor disabled
                                               /* SPLLSTEN=0: SPLL disabled in Stop modes
                                               /* SPLLEN=1:
                                                               Enable SPLL
 while(!(SCG->SPLLCSR & SCG SPLLCSR SPLLVLD MASK)); /* Wait for SPLL valid */
```

SPLL\_CLK/SPLLDIV2\_CLK 생성 함수

SPLL CLK/SPLLDIV2 CLK 관련 메모리 맵/매크로





\_I uint32\_t VERID; \_I uint32\_t PARAM; \_ uint8\_t RESERVED\_0[8];

uint8 t RESERVED 2[244]: \_\_IO uint32\_t SIRCCSR; \_IO uint32\_t SIRCDIV; \_\_IO uint32\_t SIRCCFG;

uint8 t RESERVED 3[244]: \_\_IO uint32\_t FIRCCSR; \_\_IO uint32\_t FIRCDIV; \_\_IO uint32\_t FIRCCFG;

uint8 t RESERVED 4[756]:

I wint32 t CSR: IO wint32 t RCCR: IO uint32 t NCCR; IO uint32 t NCCR; IO uint32 t HCCR; IO uint32 t HCCR; Uint32 t CUOTIONFG; uint8 t RESERVED\_1[220]; IO uint32 t SOSCCSR; IO uint32 t SOSCCPG; IO uint32 t SOSCCPG; /\*\*< Version ID Register, offset: 0x0 \*/
/\*\*< Parameter Register, offset: 0x4 \*/ /\*\*< Clock Status Register, offset: 0x10 \*

/\*\*< SCG CLKOUT Configuration Register, offset: 0x20 \*. /\*\*< System OSC Control Status Register, offset: 0x100 \*/
/\*\*< System OSC Divide Register, offset: 0x104 \*/
/\*\*< System Oscillator Configuration Register, offset: 0x108 \*/

/\*\*< Slow IRC Control Status Register, offset: 0x200 \*/ /\*\*< Slow IRC Divide Register, offset: 0x204 \*/ /\*\*< Slow IRC Configuration Register, offset: 0x208 \*/

/\*\*< Fast IRC Control Status Register, offset: 0x300 \*/
/\*\*< Fast IRC Divide Register, offset: 0x304 \*/

/\*\*< Fast IRC Configuration Register, offset: 0x300 \*/ /\*\*< Fast IRC Configuration Register, offset: 0x300 \*/

#### 3. 프로그래밍

- 3) 시스템이 동작하기 위한 System Clock/Bus Clock/Flash Clock을 생성한다.
  - ✓ 구체적인 클럭 생성 설정은 실습 내용을 벗어나기 때문에 함수를 그대로 구현하도록 한다.
  - ✓ 생성된 System Clock은 80MHz이고, Bus Clock은 40MHz이고, Flash Clock은 26.67MHz이다.

```
void NormalRUNmode 80MHz (void)
/*! Slow IRC is enabled with high range (8 MHz) in reset.
  Enable SIRCDIV2 CLK and SIRCDIV1 CLK, divide by 1 = 8MHz
   asynchronous clock source.
  SCG->SIRCDIV = SCG SIRCDIV SIRCDIV1(1)
              SCG SIRCDIV SIRCDIV2(1);
   Change to normal RUN mode with 8MHz SOSC, 80 MHz PLL:
   _____
                            /* Select PLL as clock source
 SCG->RCCR=SCG RCCR SCS(6)
   SCG RCCR DIVCORE(0b01)
                            /* DIVCORE=1, div. by 2: Core clock = 160/2 MHz = 80 MHz
   SCG RCCR DIVBUS(0b01)
                            /* DIVBUS=1, div. by 2: bus clock = 40 MHz
   SCG RCCR DIVSLOW(0b10);
                            /* DIVSLOW=2, div. by 2: SCG slow, flash clock= 26 2/3 MHz */
 while (((SCG->CSR & SCG CSR SCS MASK) >> SCG CSR SCS SHIFT ) != 6) {} /* Wait for sys clk src = SPLL */
```

System Clock/Bus Clock/Flash Clock 생성 함수

System Clock/Bus Clock/Flash Clock 관련 메모리 맵/매크로 (참고)



```
typedef struct {
  __I uint32_t VERID;
                                                     /**< Version ID Register, offset: 0x0 */
      uint32_t PARAM;
uint8 t RESERVED 0[8];
                                                     /**< Parameter Register, offset: 0x4 */
      uint32_t CSR;
                                                     /**< Clock Status Register, offset: 0x10 */
  __IO uint32_t RCCR;
                                                     /**< Run Clock Control Register, offset: 0x14 */
  __IO uint32_t VCCR;
                                                     /**< VLPR Clock Control Register, offset: 0x18 */
  __IO uint32_t HCCR;
                                                     /**< HSRUN Clock Control Register, offset: 0x1C */
  __IO uint32_t CLKOUTCNFG;
                                                     /**< SCG CLKOUT Configuration Register, offset: 0x20 */
       uint8 t RESERVED 1[220];
    IO uint32_t SOSCCSR;
                                                     /**< System OSC Control Status Register, offset: 0x100 */
                                                     /**< System OSC Divide Register, offset: 0x104 */
  IO uint32_t SOSCDIV;
  __IO uint32_t SOSCCFG;
                                                     /**< System Oscillator Configuration Register, offset: 0x108 */
       uint8_t RESERVED_2[244];
                                                     /**< Slow IRC Control Status Register, offset: 0x200 */
/**< Slow IRC Divide Register, offset: 0x204 */
    _IO uint32_t SIRCCSR;
  IO uint32 t SIRCDIV:
  __IO uint32_t SIRCCFG;
                                                     /**< Slow IRC Configuration Register, offset: 0x208 */
      uint8_t RESERVED_3[244];
   _IO uint32_t FIRCCSR;
                                                     /**< Fast IRC Control Status Register, offset: 0x300 */
  __IO uint32_t FIRCDIV;
                                                     /**< Fast IRC Divide Register, offset: 0x304 */
  __IO uint32_t FIRCCFG;
                                                     /**< Fast IRC Configuration Register, offset: 0x308 */
       uint8_t RESERVED_4[756];
   IO uint32 t SPLLCSR:
                                                     /**< System PLL Control Status Register, offset: 0x600 */
  __IO uint32_t SPLLDIV;
                                                     /**< System PLL Divide Register, offset: 0x604 */
   _IO uint32_t SPLLCFG;
                                                     /**< System PLL Configuration Register, offset: 0x608 */
 SCG_Type, *SCG_MemMapPtr;
     Number of instances of the SCG module. */
#define SCG_INSTANCE_COUNT
  SCG - Peripheral instance base addresses */
 ** Peripheral SCG base address */
#define SCG BASE
                                                   (0×40064000u)
#define SCG
                                                   ((SCG_Type *)SCG_BASE)
 * RCCR Bit Fields */
#define SCG RCCR DIVSLOW MASK
#define SCG_RCCR_DIVSLOW_SHIFT
#define SCG_RCCR_DIVSLOW_WIDTH
#define SCG_RCCR_DIVSLOW(x)
                                                   (((uint32_t)(((uint32_t)(x))<<SCG_RCCR_DIVSLOW_SHIFT))&SCG_RCCR_DIVSLOW_MASK)
#define SCG_RCCR_DIVBUS_MASK
#define SCG RCCR DIVBUS SHIFT
#define SCG RCCR DIVBUS WIDTH
#define SCG_RCCR_DIVBUS(x)
                                                   (((uint32_t)(((uint32_t)(x))<<SCG_RCCR_DIVBUS_SHIFT))&SCG_RCCR_DIVBUS_MASK)
#define SCG_RCCR_DIVCORE_MASK
#define SCG_RCCR_DIVCORE_SHIFT
#define SCG_RCCR_DIVCORE_WIDTH
#define SCG_RCCR_DIVCORE(x)
                                                   (((uint32_t)(((uint32_t)(x))<<SCG_RCCR_DIVCORE_SHIFT))&SCG_RCCR_DIVCORE_MASK)
#define SCG RCCR SCS MASK
#define SCG_RCCR_SCS_SHIFT
#define SCG RCCR SCS WIDTH
#define SCG_RCCR_SCS(x)
                                                   (((uint32_t)(((uint32_t)(x))<<SCG_RCCR_SCS_SHIFT))&SCG_RCCR_SCS_MASK)
/* SIRCDIV Bit Fields */
#define SCG SIRCDIV SIRCDIV1 MASK
                                                   0x7u
#define SCG SIRCDIV SIRCDIV1 SHIFT
#define SCG_SIRCDIV_SIRCDIV1_WIDTH
#define SCG SIRCDIV SIRCDIV1(x)
                                                   (((uint32_t)(((uint32_t)(x))<<SCG_SIRCDIV_SIRCDIV1_SHIFT))&SCG_SIRCDIV_SIRCDIV1_MASK
#define SCG_SIRCDIV_SIRCDIV2_MASK
#define SCG SIRCDIV SIRCDIV2 SHIFT
#define SCG SIRCDIV SIRCDIV2 WIDTH
#define SCG SIRCDIV SIRCDIV2(x)
                                                   (((uint32 t)(((uint32 t)(x))<<SCG SIRCDIV SIRCDIV2 SHIFT))&SCG SIRCDIV SIRCDIV2 MASK
```

- 4) LED Example을 참조하여 PORT\_init()을 작성한다.
  - ✓ FTM0\_CH1을 사용할 것이기 때문에 PCC 레지스터에서 PORTD의 클럭을 Enable한다.
  - ✓ PCR 레지스터의 MUX 비트를 2로 세팅하여 Alternative 2 Functionality를 사용한다.

10–8 MUX	Pin Mux Control  Not all pins support all pin muxing slots. Unimplemented pin muxing slots are reserved and may result in configuring the pin for a different pin muxing slot.	
	The corresponding pin is configured in the following pin muxing slot as follows:	
	000 Pin disabled (Alternative 0) (analog).	
	001 Alternative 1 (GPIO).	
	010 Alternative 2 (chip-specific).	

- 4) LED Example을 참조하여 PORT\_init()을 작성한다.
  - ① FTM0\_CH1을 사용할 것이기 때문에 PCC 레지스터에서 PORTD의 클럭을 Enable한다.
  - ② PCR 레지스터의 MUX 비트를 2로 세팅하여 Alternative 2 Functionality를 사용한다.

- 5) FTM의 PWM을 사용하기 위한 설정을 한다. (FTM0\_CH1\_PWM())
  - ① PCC\_FTM0 레지스터를 통해 FTM의 클럭을 선택(SIRCDIV1\_CLK)하고 Enable한다.
  - ② SC 레지스터를 통해 FTMO 모듈의 채널을 Enable하고, Prescale factor를 세팅한다.
  - ③ MOD 레지스터를 통해 MOD 값 (카운터의 최종 값)을 설정한다.
  - ④ CNTIN 레지스터를 통해 CNTIN 값 (카운터의 초깃 값)을 설정한다.
  - ⑤ CnSC 레지스터를 통해 Edge Align PWM, Low-True Mode로 설정한다.
  - ⑥ CnV 레지스터를 통해 CnV 값 (PWM의 Duty Cycle)을 설정한다.
  - ⑦ SC 레지스터의 CLKS 비트를 3으로 세팅, external clock source로 세팅하여 FTM 모듈을 동작시킨다.

#### 3. 프로그래밍

5) FTM0\_CH1\_PWM() 함수는 다음과 같다.

```
void FTM0 CH1 PWM(void)
     * FTM0 Clocking:
PCC->PCCn[PCC_FTM0_INDEX] &= ~PCC_PCCn_CGC_MASK; /* Ensure clk disabled for config */
PCC->PCCn[PCC_FTM0_INDEX] |= PCC_PCCn_PCS(0b010) /* Clock Src=1, 8 MHz SIRCDIV1_CLK */
                                     PCC PCCn CGC MASK; /* Enable clock for FTM regs
     * FTM0 Initialization:
 FTM0->SC = FTM_SC_PWMEN1_MASK
                                          /* Enable PWM channel 1 output
                 FTM SC PS(1);
                                           /* TOIE (Timer Overflow Interrupt Eng) = 0 (default)
                                           /* CPWMS (Center aligned PWM Select) = 0 (default, up count)
                                            /* CLKS (Clock source) = 0 (default, no clock; FTM disabled)
                                            /* PS (Prescaler factor) = 1. Prescaler = 2
 3 FTM0->MOD = 16000-1;
                                       /* FTM0 counter final value (used for PWM mode)
                                            /* FTM0 Period = MOD-CNTIN+0x0001 ~= 16000 ctr clks = 8ms
                                            /* 8MHz /2 = 4MHz
    FTM0->CNTIN = FTM CNTIN INIT(0);
```

- 5) FTM0\_CH1\_PWM() 함수는 다음과 같다.
  - ✓ 6번의 CnV 값에 따라 밝기가 바뀐다. (추가 실습에서 ADC 출력을 그대로 사용하기 위해 0~4096로 세팅)

#### 3. **프로그래밍**


6) 동작에 따라 'main' 함수를 구현한다.

#include "device\_registers.h"

- 동작 모습
  - ✓ CnV 값을 바꾸면서 밝기가 바뀌는 것을 확인한다.



CnV = 1024



CnV = 4096

- 실습 예제 가변 저항에 걸리는 전압 값에 따라 LED 밝기 조절하기
  - ① 지난 강의 시간에 실습한 ADC 예제를 활용한다.
  - ② ADC의 해상도는 12bit로 5V 값이 0~4096에 매핑된다.
  - ③ ADC로 읽는 값을 이용해 PWM Duty Cycle을 조절한다.
  - ④ 가변 저항을 돌렸을 때 LED의 밝기가 바뀌는 것을 확인한다.

# Q&A

### Thank you for your attention

oooo Architecture and
Compiler
for Embedded Systems Lab.

School of Electronics Engineering, KNU

ACES Lab (hn02301@gmail.com)

