







Title ClAudio_V2		
Size A4	Number 00 - Top	Revision 4
Date:	8.05.2026	Sheet 1 of 5
File:	C:\Users\...\Top.SchDoc	Drawn By: Rémy DG





Title		
CIAudio_V2		
Size	Number	Revision
A4	05 - SystemOnChip BT LE	4
Date:	8.05.2026	Sheet 2 of 5
File:	C:\Users\Nordic\SchDoc	Drawn By: Rémy DG








Title		
ClAudio_V2		
Size	Number	Revision
A4	04 - Audio	4
Date:	8.05.2026	Sheet 4 of 5
File:	C:\Users\...\Audio.SchDoc	Drawn By: Rémy DG

















Design Rules Verification Report

Filename : C:\Users\remyd\OneDrive - HESSO\Projet-Multi CIAudio 2.0 - General\Altium\

Warnings 0

Rule Violations 0

Warnings	
Total	0

Rule Violations	
Clearance Constraint (Gap=0.254mm) (All),(All)	0
Short-Circuit Constraint (Allowed=No) (All),(All)	0
Un-Routed Net Constraint ((All))	0
Modified Polygon (Allow modified: No), (Allow shelved: No)	0
Width Constraint (Min=0.127mm) (Max=0.508mm) (Preferred=0.254mm) (All)	0
Routing Topology Rule(Topology=Shortest) (All)	0
Power Plane Connect Rule(Relief Connect)(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm)	0
Hole Size Constraint (Min=0.2mm) (Max=5mm) (All)	0
Hole To Hole Clearance (Gap=0.1mm) (All),(All)	0
Minimum Solder Mask Sliver (Gap=0.1mm) (All),(All)	0
Silk To Solder Mask (Clearance=0.05mm) (IsPad),(All)	0
Silk to Silk (Clearance=0.1mm) (All),(All)	0
Net Antennae (Tolerance=0mm) (All)	0
Board Clearance Constraint (Gap=0mm) (All)	0
Height Constraint (Min=0mm) (Max=25.4mm) (Preferred=12.7mm) (All)	0
Total	0