
PORTFOLIO RTL DESIGN




SINGLE CYCLE 64-BIT RISC-V PROCESSOR

about

-A single-cycle 64-bit RISC-V processor is a simplified design of a RISC-V CPU that executes each instruction in a single clock cycle.

Full Datapath (Single-cycle)



Key Components of a Single-Cycle 64-bit RISC-V Processor

1. Instruction Fetch (IF) Unit:

- Fetches instructions from memory using the program counter (PC).
- Updates the PC after each instruction fetch
- o Instruction Decode (ID) Unit:
- Decodes the instruction and identifies the control signals, such as ALU operations, memory operations, and branching.
- Reads values from the register file based on source register addresses.

2. Register File:

 The register file provides data to the ALU or other components and can be written back with new values.

3. ALU (Arithmetic Logic Unit):

- Performs arithmetic and logical operations based on control signals.
- Examples include addition, subtraction, bitwise AND/OR, shifts, comparisons, etc.
- Supports operations like ADD, SUB, AND, OR, SLT, etc.

4. Data Memory:

- Used for load and store instructions (lw, sw, etc.).
- Memory accesses are completed in a single cycle, consistent with the single-cycle nature.

5. Control Unit:

- Generates control signals for the entire processor based on the decoded instruction.
- Manages the ALU operation, register file access, memory read/write, and branch control.
- Generates the appropriate signals for conditional branching and jumps.

Tools used:

Modelsim
Synopsys Vcs
Design compiler

Rtl design

Overview of the RISC-V Processor Design

1. Program Counter (PC):

- The Program_Counter module keeps track of the address of the next instruction to be executed.
- o It is updated every clock cycle or when a branch occurs.
- The PC output (PC_0ut) is used to fetch instructions from the instruction memory, and the PC_In
 determines the address of the next instruction.

2. Adder for PC Increment:

 The Adder module (a1) calculates the next sequential PC address by adding 4 to the current PC_0ut, moving to the next instruction.

3. Instruction Memory:

- Instruction_Memory (im1) fetches the instruction based on the address (PC_Out) provided by the program counter.
- It outputs a 32-bit Instruction.

4. Instruction Parsing:

- o inst_parser (ip1) decodes the 32-bit instruction into its components: opcode, rd, rs1, rs2, funct3, and funct7.
- These components are used for identifying the type of instruction (e.g., arithmetic, load/store, branch).

5. Immediate Data Extraction:

• imm_data_extractor (id1) extracts immediate values from the instruction. Immediate values are required for certain types of instructions (e.g., loads, branches).

Register File:

- o registerFile (rf1) reads data from two source registers (rs1 and rs2) and writes the result back into a destination register (rd) if the RegWrite signal is high.
- ReadData1 and ReadData2 hold the values read from the registers.

7. Control Unit:

- Control_Unit (cu1) generates control signals (Branch, MemRead, MemtoReg, ALUOp, MemWrite, ALUSrc, RegWrite) based on the opcode of the instruction.
- These control signals guide the data flow and operation of other components, such as the ALU and data memory.

8. ALU Control:

- ALU_Control (ac1) decodes the ALUOp signal from the control unit and the funct field of the instruction to generate a specific Operation signal for the ALU.
- \circ $\;$ This signal determines the ALU's behavior (e.g., addition, subtraction, logical operations).

9. ALU Input Mux:

mux_64 (ALUIn_mux) selects between ReadData2 (register data) or imm_data (immediate value) as the second input to the ALU, based on the ALUSrc control signal.

10. Adder for Branching:

• The second Adder (a2) calculates the branch target address by adding the immediate value (shifted left by one) to the PC_0ut.

11. Branch Decision:

- Branch_Control (b1) uses the result of the ALU (zero and Less flags) and the funct field to determine if a branch should be taken.
- o The branch_op signal indicates if the condition for branching is met.

12. Conditional Mux for Next PC:

o mux_64 (conditional_mux) selects either the next sequential PC (out1) or the branch target address (out2) as the next PC_In, based on the Branch and branch_op signals.

13. **ALU**:

- ALU_64_bit (alu) performs arithmetic and logical operations based on the control signals and operands provided.
- It outputs the Result of the operation, along with zero and Less signals used for branch decisions.

14. Data Memory:

- Data_Memory (dm1) performs load and store operations based on the MemRead and MemWrite control signals.
- The Result from the ALU is used as the memory address, ReadData2 provides data to be written to memory, and Read_Data holds the data read from memory.

15. Write-Back Mux:

 mux_64 (DataMem_mux) selects either the data read from memory (Read_Data) or the ALU result (Result) to be written back to the register file, based on the MemtoReg signal.

Execution Flow of the Processor

1. Fetch:

 The PC points to the address of the current instruction. The instruction memory fetches the instruction.

Decode:

- o The instruction is decoded into its constituent parts, and the immediate data is extracted.
- o Control signals are generated based on the decoded opcode.

3. Execute:

- The ALU computes a result using register values or immediate data.
- Branch target address is computed if the instruction is a branch.

4. Memory Access:


- o For load instructions, data is read from the data memory.
- o For store instructions, data is written to the data memory.
- For other instructions, this stage may be bypassed.


Write-Back:

The result (from either the ALU or memory) is written back into the register file at the destination register (rd).


```
mux_64 ALUIn_mux
  .a(ReadData2),
 .b(imm_data),
.sel(ALUSrc),
  .dataout(ALUIn)
Adder a2
 .a(PC_Out),
.b({imm_data[62:0],1'b0}),
 .out(out2)
  .a(out1),
  .b(out2),
 .sel(Branch & branch_op),
 .dataout(PC_In)
ALU_64_bit alu
  .a(ReadData1),
  .b(ALUIn),
 .ALUOp(Operation),
.Result(Result),
 .zero(zero),
Branch_Control b1
  . Funct(\{Instruction[30],\ Instruction[14:12]\}),
  .Less(Less),
.branch_op(branch_op)
```

Synopsys VCS simulation results






SCHEMATICS



Synthesis by Synopsys design compiler



Power results after synthesis

```
Global Operating Voltage = 1.8

Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.0000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW (derived from V,C,T units)
    Leakage Power Units = 1pW

Cell Internal Power = 137.8948 nW (64%)
    Net Switching Power = 77.2416 nW (36%)

Total Dynamic Power = 215.1364 nW (100%)

Cell Leakage Power = 44.3038 pW
```