

Lab 4 Writeup

Yaroslav Yanin

11/08/2019

Section: Th 9:50-11:40

Purpose:

The purpose of this lab was to build a sequential circuit using flip flops. That circuit had to use the clock to operate. I had to implement logic that would run in a loop through various flip flops. I was only allowed to use the assign command. The sequential circuit was used to build a 16 bit counter and have the results displayed on all 4 parts of the 7 segment display. After completing each module I had to connect it in the top level.

Methods:

As all other labs, I have started building each module and testing it separately. The first module I built was the 3-bit counter. I wrote out the state table and then wrote out the k-maps for each of the next states. After that I did the same thing for the 5 bit counter. After creating both modules I simply connected them in the 16 bit counter module. I used both modules twice to create the 16 bit counter. I then simply followed the instructions to create the Edge detector, ring counter, and the selector. Those modules were more simple than the counters. I then used the 7-seg module from lab 2 and 3. After finishing all the modules I connected all of them in the top module.

Results:

1. If I hold down btnR then the display shows only one 0. The display is not different, but all but AN0 are turned off. This happens due to the RingCounter. Since only one of the flip flops is initialized to 1, then when I constantly reset it, all other parts of the display show nothing.
2. After changing from regular clock to fast clock, the rightmost digit is bright while the other 3 are dim. Incrementing either up or down is very high, while trying to increment continuously(btnC) increments to FFFC almost instantly.

- All the used truth tables and equations are in the lab notebook.

The counter design is shown in the lab notebook. Each counter has n flip flops for n bits. The flip flops are only connected through UTC and DTC. This way they will not count at the same time and only when the previous flip flop demands it. The design itself is pretty simple. It's a flip flop followed by a cloud of logic describing the next state which then goes back into the flip flop. As stated before, all equations are in the notebook scan.

The Edge Detector design is even more simple. It is two flip flops connected to one another: Q0 is connected to D1 and that produces an out. The logic is: $\sim Q0 \& Q1$. The design is also included in the lab notebook.

The RIing counter consists of 4 flip flops each connected to one another via output to input. The first input takes in an inverted In[3:0] and then each Q of the flip flop is connected to the input of the next flip flop. When the last flip flop is reached, Q3 is connected to D0. After each flip flop, the output comes out so that there is an output that comes from a closed loop.

The 16-bit counter utilizes two 3-bit counters and two 5 bit counters. Each successive counter is connected to one another in the same way as the flip flops within each counter: through UTC and DTC. The more significant bits take in the previous UTC and DTC values & with one another via wires. After comes the logic for both UTC and DTC where all respective wires and & with one another to go into the output UTC or DTC

For the selector, at first I thought that I should use muxes as I did in lab 3, but that got me more confused so I asked for help. I was told taht it is best to do it with simple logic:

```
//////////  
assign H =  
    N[15:12] & {4{(sel[3])}}  
    | N[11:8] & {4{(sel[2])}}  
    | N[7:4] & {4{(sel[1])}}  
    | N[3:0] & {4{(sel[0])}};  
//////////
```

To do the top level, I simply followed the given schematic. I connected everything the way it was specified. The logic to deal with buttonC issue: $W1 = (\sim(\&W5[15:2])) \& \text{btnC}$. After that, the count should advance continuously even at FFFC to FFFF. The logic for decimal point: $dp = \sim((T1) \& \sim an[3]) | ((T2) \& \sim an[0])$. The LEDs are simply equal to the switches.

To test my design I simply made TestBenches for each necessary file. The only file I needed to test were the counters. I had no issues with the other modules because they were fairly easy to understand. If something went wrong later, it would be easy to isolate the issue by using the test bench. I therefore tested the 3-bit counter, 5-bit counter, and the 16-bit counter to make sure that it counted up properly. I then tested the top level to make sure it has the right output for each button. I did not need to input too many values, since it would be easy to see if something was not working through a small number of inputs. I then used the Babys board to test whether everything was working properly, since there were still components that needed testing on the physical board, or were just easy to see in on the board.

Simulation discussion:

As we can see from the simulation, when btnC is pressed timer starts to rapidly count up. When btnR is pressed, it resets, when btnU is pressed it increments once, when btnL is pressed it goes to the highest value, when btnD is pressed it decrements by one. I set the switches to a smaller value so that it would be easier to read the simulation. As stated before, I did not need to input many values. I just wanted to make sure that every button did what it was supposed to do. Testing for a small span of values was the most reasonable choice.

Conclusion:

In conclusion, it took me a while to finish the lab. The most difficult part was creating the working counter. The top level was straightforward and the other modules were not too bad. All the code and schematics can be seen in this report. The hardest part was figuring out the logic for everything. The part that was most frustrating was the debugging. I, along with the TA, spent several hours looking for a bug that was ruining my entire code. The issue was that when I was compensating for the continuous incrementation between FFFC to FFFF, I used the output instead of a wire. That was preventing everything from working so it was very difficult to isolate. If I did this lab again, I would start earlier. There are no components I would optimise. I'm pretty happy with everything.

Information from notebook:

Up:

	D2	D1	D0
Q2 Q1 Q0 / ~CE	CE/ ~CE	CE/ ~CE	CE
0 0 0 / 0 0 /	0 0 /	0 1 /	0 1
0 0 1 / 0 0 /	0 0 /	0 1 /	1 0
0 1 0 / 0 0 /	0 0 /	1 1 /	0 1
0 1 1 / 0 1 /	0 1 /	1 0 /	1 0
1 0 0 / 1 1 /	1 1 /	0 0 /	0 1
1 0 1 / 1 1 /	1 1 /	0 1 /	1 0
1 1 0 / 1 1 /	1 1 /	1 1 /	0 1
1 1 1 / 1 0 /	1 0 /	1 0 /	1 0

$$D0 = CE \wedge Q0$$

$$D1 = Q1 \wedge (Q0 \wedge CE)$$

$$D2 = Q \wedge (CE \wedge Q1 \wedge Q0)$$

For 5-bit

$$D[3] = Q3 \wedge (Q2 \wedge Q1 \wedge Q0 \wedge CE)$$

$$D[4] = Q4 \wedge (Q3 \wedge Q2 \wedge Q1 \wedge Q0 \wedge CE)$$

Dw:

	D2	D1	D0	
Q2 Q1 Q0 /	$\sim \text{CE}$	$\text{CE} / \sim \text{CE}$	$\text{CE} / \sim \text{CE}$	CE
0 0 0 /	0 1 /	0 1 /	0 1 /	0 1
0 0 1 /	0 0 /	0 0 /	0 0 /	1 0
0 1 0 /	0 0 /	1 0 /	0 0 /	0 1
0 1 1 /	0 0 /	1 1 /	1 1 /	1 0
1 0 0 /	1 0 /	0 1 /	0 1 /	0 1
1 0 1 /	1 1 /	0 0 /	0 0 /	1 0
1 1 0 /	1 1 /	1 0 /	0 0 /	0 1
1 1 1 /	1 1 /	1 1 /	1 1 /	1 0

$$D0 = CE \wedge Q0$$

$$D1 = Q1 \wedge (\sim Q0 \wedge CE)$$

$$D2 = Q2 \wedge (\sim Q1 \wedge \sim Q0 \wedge CE)$$


For 5-bit

$$D[3] = Q3 \wedge (\sim Q2 \wedge \sim Q1 \wedge \sim Q0 \wedge CE)$$

$$D[4] = Q4 \wedge (\sim Q3 \wedge \sim Q2 \wedge \sim Q1 \wedge \sim Q0 \wedge CE)$$

Lab 4

3 bit counter



clk

up:

	D ₂			D ₁			D ₀		
	CE	CE	CE	CE	CE	CE	CE	CE	CE
Q ₂ Q ₁ Q ₀	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0
	0 0 1	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 1	0 1 0	1 0 0
	0 1 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 1 1	1 0 1	1 1 0
	0 1 1	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 1 0	1 0 0	1 1 1
	1 0 0	1 1 1	1 1 1	1 1 1	1 1 1	1 1 1	0 0 0	0 0 1	0 1 1
	1 0 1	1 1 1	1 1 1	1 1 1	1 1 1	1 1 1	0 1 1	1 0 0	1 1 0
	1 1 0	1 1 1	1 1 1	1 1 1	1 1 1	1 1 1	1 0 1	0 1 1	1 1 1
	1 1 1	1 1 1	1 1 1	1 1 1	1 1 1	1 1 1	1 1 0	1 0 0	0 1 1

D ₂ CE Q ₂ Q ₁ Q ₀	D ₁ CE Q ₂ Q ₁ Q ₀	D ₀ CE Q ₂ Q ₁ Q ₀
Q ₂ Q ₁ Q ₀	Q ₂ Q ₁ Q ₀	Q ₂ Q ₁ Q ₀
0 0 0	0 0 0	0 0 0
1 1 0	0 0 1	0 1 0
1 1 0	1 1 0	1 0 1
0 0 1	1 1 1	1 1 0

$$D_0 = Q_0 \overline{CE} + \overline{CE} Q_0 \rightarrow C_0 \oplus Q_0$$

$$\begin{aligned} D_1 &= Q_1 \overline{Q_0} + Q_1 \overline{CE} + \overline{Q_1} Q_0 \overline{CE} \\ &= Q_1 (\overline{Q_0} + \overline{CE}) + \overline{Q_1} (Q_0 \overline{CE}) \\ &= Q_1 (Q_0 \overline{CE}) + \overline{Q_1} (Q_0 \overline{CE}) \rightarrow Q_1 \oplus Q_0 \overline{CE} \end{aligned}$$

$$\begin{aligned} D_2 &= \overline{CE} Q_2 + \overline{Q_2} Q_1 + \overline{Q_0} Q_2 + CE Q_1 \overline{Q_2} Q_0 \\ &= Q_2 (CE Q_1 Q_0) + \overline{Q_2} (CE Q_1 Q_0) \rightarrow Q_2 \oplus (CE Q_1 Q_0) \end{aligned}$$

Down:

	Q_2	Q_1	Q_0	D_2	CE	D_1	CE	D_0	CE
0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	1	0	0	1	0
0	1	0	0	0	0	1	0	0	1
0	1	1	1	0	0	1	1	1	0
1	0	0	1	1	0	0	1	0	1
1	0	1	1	1	1	0	1	0	1
1	1	0	1	1	1	1	0	1	1
1	1	1	1	1	1	1	1	0	0

D_0

	Q_2	Q_1	Q_0	D_0
00	0	0	1	1
01	1	1	0	0
10	1	0	0	1
11	0	0	1	0

D_1

	Q_2	Q_1	Q_0	D_1
00	0	0	0	0
01	0	1	0	1
10	1	1	1	1
11	1	0	0	0

D_2

	Q_2	Q_1	Q_0	D_2
00	0	1	0	0
01	0	0	0	0
10	1	1	1	1
11	0	1	0	0

$$D_0 = \overline{CE} Q_0 + CE \overline{Q}_0 = \overline{CE} \oplus Q_0$$

$$\begin{aligned} D_1 &= \overline{CE} Q_1 \overline{Q}_0 + CE Q_1 + CE Q_1 Q_0 \\ &= \overline{Q}_1 (\overline{CE} \overline{Q}_0) + Q_1 (CE + CE Q_0) \\ &\equiv \overline{Q}_1 (\overline{CE} \overline{Q}_0) + Q_1 (Q_2 + \overline{CE}) = \overline{Q}_1 (\overline{CE} Q_0) + Q_1 (\overline{Q}_0 \cdot E) \quad [Q_2 \oplus \overline{Q}_1 (\overline{Q}_0 \cdot E)] \\ &= Q_1 (\overline{CE} \overline{Q}_0 \cdot \overline{Q}_1) + \overline{Q}_1 (\overline{CE} \overline{Q}_0 \cdot Q_1) \end{aligned}$$

$$\begin{aligned} D_2 &= \overline{CE} Q_2 + Q_2 \overline{Q}_1 \overline{Q}_0 + Q_2 Q_1 + CE \overline{Q}_2 \overline{Q}_1 \overline{Q}_0 \\ &= Q_2 (\overline{CE} + \overline{Q}_1 \overline{Q}_0 + Q_1) + \overline{Q}_2 (\overline{CE} \overline{Q}_1 \overline{Q}_0) \\ &= Q_2 (\overline{CE} \overline{Q}_1 \overline{Q}_0) + \overline{Q}_2 (\overline{CE} \overline{Q}_1 \overline{Q}_0) \\ &= Q_2 \oplus (\overline{CE} \overline{Q}_1 \overline{Q}_0) \end{aligned}$$


$$= Q_2 \oplus (\overline{CE} \overline{Q}_1 \overline{Q}_0)$$

D_0 changes each time the counter goes up or down.


D_1 changes every 2, counts up or 2 counts down

D_2 changes every 4 counts up or 4 counts down


Later use for 5 bit counter



$$D_o = Q \oplus CE \oplus Q_o$$



$$D_o = U_p (Q_1 \oplus (Q_0 \cdot CE)) + (D_w (Q_1 \oplus (\bar{Q}_0 \cdot CE)))$$



$$D_o = Q_1 \oplus (CE \cdot Q_1 \cdot Q_0)$$

LD trigger:

$\text{if } (LD = 1) \{$

Load D_{in}

else {

Combine Q

}

LD trigger: $(\bar{Q} \cdot \bar{Q}_1 \cdot \bar{Q}_2 \cdot \bar{Q}_3 \cdot \bar{Q}_4 \cdot \bar{Q}_5 \cdot \bar{Q}_6 \cdot \bar{Q}_7 \cdot \bar{Q}_8 \cdot \bar{Q}_9 \cdot \bar{Q}_{10} \cdot \bar{Q}_{11} \cdot \bar{Q}_{12} \cdot \bar{Q}_{13} \cdot \bar{Q}_{14} \cdot \bar{Q}_{15} \cdot \bar{Q}_{16} \cdot \bar{Q}_{17}) \cdot (U_p \cdot D_{in} \cdot D_o)$

Checking if it should load D_{in} or Q

UP: DW checking:

$\text{if } (U_p = 1) \{$

$CE = 1$

else if $(D_w = 1) \{$

$CE = 1$

else {

$CE = 0$

}

1'50

1

Put it in a line

Both up & down are low:

$\text{if } (\text{CE} = 0) \{$
 keep current
}

UTC trigger:

$\text{if } (Q_2 = 1 \& Q_1 = 1 \& Q_0 = 1) \{$ $\text{UTC} = (\{3\} \{3\} \& Q) | 0.50$
 $\text{UTC} = 1;$ }
 $\text{else} \{$
 $\text{UTC} = 0;$
}

DTC trigger:

$\text{if } (Q_2 = 0 \& Q_1 = 0 \& Q_0 = 0) \{$ $\text{DTC} = (\{3\} \{0\} \& Q) | 0.$
 $\text{DTC} = 1;$ }
 $\text{else} \{$
 $\text{DTC} = 0;$
}

clk delay

for P_o : clk works because it changes each frame

for D_1 : Needs 2clk delay

for D_2 : Needs 3clk delay

No need to

(How do I delay the clock?)

Won't let me fast Q and D wires, why?

Because they Q has to
give us



State Log for LD, UP, DW Counter 3 bit

$$\begin{array}{l} \overline{P[0]} = (\overline{LD} \wedge (\overline{D_n[S7D_N]})) \mid (\neg LD \wedge \overline{UP} \wedge (UP \wedge Q[0])) \\ \mid (\neg LD \wedge \neg UP \wedge Dw \wedge (Dw \wedge Q[0])) \\ \mid (\neg LD \wedge \neg UP \wedge \neg Dw \wedge Q[0]) \end{array}$$

$D[1] = (LD \& (Q[1]S[1] \& \neg D[0])) | (\neg LD \& up8(Q[1]) \oplus$
 $\oplus (QC[0] \& up)) | (\neg LD \& \neg up8 Dw(Q[1]) \oplus (\neg QC[0]) \&$
 $\& Dw)) | (\neg LD \& \neg up \& \neg Dw \& QC[2])$

$$D[2] = \overline{((LD \& (QD[2] \wedge \overline{QD[1]})) \vee (\neg LD \wedge \overline{QD}))} \mid (\neg LD \wedge UP) \\ \rightarrow \overline{\overline{((Q[2] \wedge (UP \wedge Q_1 \wedge Q_0)) \vee (\neg LD \wedge \neg up \wedge Dw \wedge \\ \wedge (Q[2] \wedge (Dw \wedge Q[1] \wedge \neg Q[0]))) \vee (\neg LD \wedge \neg up \wedge \neg Dw \\ \wedge Q[2]))}}$$

Edge Detector



Is there a LD? (N_5)

How to put I_{in} into

$$D_0 = Q_3, \quad D_1 = Q_0, \quad D_2 = Q_1, \quad D_3 = Q_2$$

5 bit adder

Up:

$$D_0 = CE \oplus Q_0$$

$$D_1 = Q_1 \oplus (CE Q_0)$$

$$D_2 = Q_2 \oplus (CE Q_1 Q_0)$$

$$D_3 = Q_3 \oplus (CE Q_2 Q_1 Q_0)$$

$$D_4 = Q_0 \oplus (CE Q_3 Q_2 Q_1 Q_0)$$

Up:

$$D_0 = CE \oplus Q_0$$

$$D_1 = Q_1 \oplus (CE \bar{Q}_0)$$

$$D_2 = Q_2 \oplus (CE Q_1 \bar{Q}_0)$$

$$D_3 = Q_3 \oplus (CE Q_2 \bar{Q}_1 \bar{Q}_0)$$

$$D_4 = Q_0 \oplus (CE \bar{Q}_3 \bar{Q}_2 \bar{Q}_1 \bar{Q}_0)$$

$D[0], D[1], D[2]$ are written out on 3-bit counter


$$D[3] = (LD \& ID_{(3)})$$

$$\rightarrow (\neg LD \& Up \& (Q_3 \wedge (CE \& Q_2 \\ \& Q_1 \& Q_0))) \mid (\neg LD \& \neg Up \& (Q_3 \wedge (CE \& \neg Q_2 \\ \& \neg Q_1 \& \neg Q_0))) \mid (\neg LD \& \neg Up \& \neg Dw \& (Q[3]))$$



$$D[4] = (LD \& ID_{(4)})$$

$$\rightarrow (\neg LD \& Up \& (Q_4 \wedge (CE \& Q_6 \\ \& (Q_2 \& Q_3 \& Q_5))) \mid (\neg LD \& \neg Up \& Dw \& (Q_4 \wedge (CE \& \\ \& \neg Q_6 \& \neg Q_5 \& \neg Q_3))) \mid (\neg LD \& \neg Up \& \neg Dw \& Q_4))$$




16 bit counter



Up, and Dw's connected via
and gates



Selector



$H \Rightarrow 4$ bits

$8 \# sel \Rightarrow 4$ bits

10.9

$$H = N[15:12] \& \{ \# sel[(sel_1)0] = 1000 \}$$

~~$H = N[21:8] \& sel[2:0] = 0,0,0$~~

~~$H = N[7:4] \& sel[1:0] = 1,0$~~


~~$H = N[3:0] \& sel[0] = 1$~~

$$H = N[15:12] \& (sel[1] \# sel[0])$$

$\# \sim sel[1]$

$\# \sim sel[0]$

Top Level



Decimal w5

if ($Q = \text{FFFF}$)

leftmost decimal = 0

else if ($Q \leq 0$)


rightmost decimal = 0

$$(\text{L}) = ((w5 \& (\text{FFFF})) | 0^{15})$$

$$\text{Rgt D} = (w5 \& (0000)) | 0^1$$


AS
2379
2:04801
11/11/19

Diagram of the top






Simulation

Requested verifier:



My Simulation





```
`timescale 1ns / 1ps
```

```
module TopLevel (
    input clkin,
    input btnR,
    input btnU,
    input btnD,
    input btnC,
    input btnL,
    input [15:0] sw,
    output [6:0] seg,
    output dp,           //
    output [3:0] an,     //
    output [15:0] led
);


```

```
    wire W1, W2, W3;  
  
    wire clk;  
    wire [15:0] Q;  
    wire [15:0]W5;      //For N in Selector  
    //ButtonC and edgeDetector  
    assign W1 = (~(&W5[15:2])) & btnC;  
    EdgeDetector UandC (.clk(clk),  
.Ce(btnU), .Out(W2));  
  
    assign W3 = W1|W2; //Up val in 16 bit  
  
    wire W4;  
    EdgeDetector D (.clk(clk), .Ce(btnD),  
.Out(W4)); //Dw val in 16 bit  
  
    wire T1, T2;  
    counterUD16L TheBigOne (.clkin(clk),  
.Dw(W4), .LD(btnL), .Up(W3), .Din(sw),  
.UTC(T1), .DTC(T2), .Q(W5));  
  
    wire [3:0] W6;          //For sel in
```

selector

```
wire [3:0] W7; //Hex input
Selector ssshhh (.sel(W6), .N(W5),
.H(W7));
wire extra;
hex7seg Display (.n(W7), .e(1'b1),
.Disp(seg));
wire digsel;
//Lab4_clks
assign an = ~W6;


lab4_clks slowit (.clkin(clkin),
.greset(btnR), .clk(clk), .digsel(digsel));
RingCounter ring (.clk(clk),
.advance(digsel), .Q(W6));

//LED
assign led = sw;

//Decimal
assign dp = ~(((T1) & ~an[3]) | ((T2) &
```

```
~an[0]);
```

```
endmodule
```




```
`timescale 1ns / 1ps
```

```
module Selector(  
    input [3:0] sel,  
    input [15:0] N,  
    output [3:0] H  
) ;
```

```
assign H = N[15:12] & {4{ (sel[3]) }}  
      | N[11:8] & {4{ (sel[2]) }}  
      | N[7:4] & {4{ (sel[1]) }}  
      | N[3:0] & {4{ (sel[0]) }};
```

```
endmodule
```



```
`timescale 1ns / 1ps
```

```
module RingCounter(  
    input clk,  
    input advance,  
    output [3:0] Q  
) ;
```


```
    FDRE #( .INIT(1'b1) ) RingCFlip0  
( .C(clk), .CE(advance), .D(Q[3]),  
.Q(Q[0]));
```

```
    FDRE #( .INIT(1'b0) ) RingCFlip1  
( .C(clk), .CE(advance), .D(Q[0]),  
.Q(Q[1]));
```

```
    FDRE #( .INIT(1'b0) ) RingCFlip2  
( .C(clk), .CE(advance), .D(Q[1]),  
.Q(Q[2]));
```

```
    FDRE #( .INIT(1'b0) ) RingCFlip3  
( .C(clk), .CE(advance), .D(Q[2]),  
.Q(Q[3]));
```

endmodule



```
`timescale 1ns / 1ps

module hex7seg(
    input [3:0] n,
    input e,
    output [6:0] Disp
);
wire Inverse;


assign Inverse = ~n[0];

m8_le AMux(.in({1'b0, n[0], n[0],
1'b0, 1'b0, Inverse, 1'b0, n[0]}),
.sel({n[3], n[2], n[1]}), .e(1'b1),
.o(Disp[0]));
m8_le BMux(.in({1'b1, Inverse, n[0],
1'b0, Inverse, n[0], 1'b0, 1'b0}),
.sel({n[3], n[2], n[1]}), .e(1'b1),
.o(Disp[1]));
m8_le CMux(.in({1'b1, Inverse,
1'b0, 1'b0, 1'b0, 1'b0, Inverse, 1'b0}),

```

```
.sel({n[3], n[2], n[1]}),  
.e(1'b1), .o(Disp[2]));  
m8_le  
DMux(.in({n[0], 1'b0, Inverse, 1'b0, n[0], Inve-  
rse, 1'b0, n[0]}), .sel({n[3], n[2], n[1]}),  
.e(1'b1), .o(Disp[3]));  
m8_le  
EMux(.in({1'b0, 1'b0, 1'b0, n[0], n[0], 1'b1,  
n[0], n[0]}), .sel({n[3], n[2], n[1]}),  
.e(1'b1), .o(Disp[4]));  
m8_le FMux(.in({1'b0,  
n[0], 1'b0, 1'b0, n[0], 1'b0, 1'b1, n[0]}),  
.sel({n[3], n[2], n[1]}), .e(1'b1),  
.o(Disp[5]));  
m8_le  
GMux(.in({1'b0, Inverse, 1'b0, 1'b0, n[0], 1'b0  
, 1'b0, 1'b1}), .sel({n[3], n[2], n[1]}),  
.e(1'b1), .o(Disp[6]));  
endmodule
```

```
module m8_le(
    input [7:0] in,
    input [2:0] sel,
    input e,
    output o
);
    assign o = (in[0] & ~sel[2] & ~sel[1]
& ~sel[0]) |
                (in[1] & ~sel[2] & ~sel[1]
& sel[0]) |
                (in[2] & ~sel[2] & sel[1]
& ~sel[0]) |
                (in[3] & ~sel[2] & sel[1]
& sel[0]) |
                (in[4] & sel[2] & ~sel[1]
& ~sel[0]) |
                (in[5] & sel[2] & ~sel[1]
& sel[0]) |
                (in[6] & sel[2] & sel[1]
& ~sel[0]) |
                (in[7] & sel[2] & sel[1]
& sel[0]);
endmodule
```

```
`timescale 1ns / 1ps

module EdgeDetector(
    input clk,
    input Ce,
    output Out
) ;


wire [1:0] Q;

FDRE #( .INIT(1'b0) ) Flip0_edge
(.C(clk), .R(1'b0), .CE(1'b1), .D(Ce),
.Q(Q[0])) ;

FDRE #( .INIT(1'b0) ) Flip1_edge
(.C(clk), .R(1'b0), .CE(1'b1), .D(Q[0]),
.Q(Q[1])) ;

assign Out = Q[0] & ~Q[1];

endmodule
```



```
`timescale 1ns / 1ps
```

```
module counterUD16L(
```

```
    input clkin,
```

```
    input [15:0] Din,
```

```
    input Up,
```

```
    input Dw,
```

```
    input LD,
```

```
    output [15:0] Q,
```

```
    //output [15:0] D,
```

```
    output UTC,
```

```
    output DTC
```

```
) ;
```


```
//wire clk;
```

```
wire [3:0] D;
```

```
wire [3:0] T;
```

```
    countUD3L First(.clk(clkin), .Up(Up),  
.Dw(Dw), .LD(LD), .Din(Din[2:0]),  
.Q(Q[2:0]), .UTC(D[0]), .DTC(T[0]));
```

```
    countUD5L Second(.clk(clkin),
.Up(D[0]&Up), .Dw(T[0]&Dw), .LD(LD),
.Din(Din[7:3]), .Q(Q[7:3]), .UTC(D[1]),
.DTC(T[1]));  
  
    countUD5L Third(.clk(clkin),
.Up(D[0]&D[1]&Up), .Dw(T[0]&T[1]&Dw),
.LD(LD), .Din(Din[12:8]), .Q(Q[12:8]),
.UTC(D[2]), .DTC(T[2]));  
  
    countUD3L Fourth(.clk(clkin),
.Up(D[0]&D[1]&D[2]&Up),
.Dw(T[0]&T[1]&T[2]&Dw), .LD(LD),
.Din(Din[15:13]), .Q(Q[15:13]),
.UTC(D[3]), .DTC(T[3]));  
  
    assign DTC = T[0]&T[1]&T[2]&T[3];
    assign UTC = D[0]&D[1]&D[2]&D[3];
    //assign Q =
D[2:0]&D[7:3]&D[12:8]&D[15:13];  
  
endmodule
```



```
`timescale 1ns / 1ps
```

```
module countUD5L(
```

```
    input clk,  
    input [4:0] Din,  
    input Up,  
    input Dw,  
    input LD,
```

```
//For the logic  
//input Ce,
```

```
    output [4:0] Q,  
    output UTC,  
    output DTC
```

```
) ;
```

```
    //wire [2:0] Q;  
    wire [4:0] D;
```

```
//assign Ce = 1'b1;

//UTC trigger
assign UTC = &Q;

//DTC trigger
assign DTC = ~Q[0] & ~Q[1] & ~Q[2] &
~Q[3] & ~Q[4] & ~Q[5];

//For counting up
FDRE #(.INIT(1'b0)) Flip0
(.C(clk), .R(1'b0), .CE(LD|Up|Dw),
.D(D[0]), .Q(Q[0]));  
assign D[0] =
(LD&Din[0]) | (~LD&Up&(Up^Q[0])) | (~LD&~Up&Dw
&(Dw^Q[0])) | (~LD&~Up&~Dw&Q[0]);  
  
FDRE #(.INIT(1'b0)) Flip1
(.C(clk), .R(1'b0), .CE(LD|Up|Dw),
.D(D[1]), .Q(Q[1]));  
assign D[1] =
```


```
(LD&Din[1]) | (~LD&Up&(Q[1]^Q[0]&Up)) | (~LD&~Up&Dw&(Q[1]^(~Q[0]&Dw)) ) | (~LD&~Up&~Dw&Q[1]);
```

```
FDRE #(.INIT(1'b0)) Flip2
(.C(clk), .R(1'b0), .CE(LD|Up|Dw),
.D(D[2]), .Q(Q[2]));  
assign D[2] =
(LD&Din[2]) | (~LD&Up&(Q[2]^Q[1]&Q[0]&Up)) |
(~LD&~Up&Dw&(Q[2]^(~Q[1]&~Q[0]&Dw)) ) | (~LD&~Up&~Dw&Q[2]);
```

```
FDRE #(.INIT(1'b0)) Flip3
(.C(clk), .R(1'b0), .CE(LD|Up|Dw),
.D(D[3]), .Q(Q[3]));  
assign D[3] =
(LD&Din[3]) | (~LD&Up&(Q[3]^Q[1]&Q[2]&Q[0]&Up)) | (~LD&~Up&Dw&(Q[3]^(~Q[1]&~Q[2]&~Q[0]&Dw)) ) | (~LD&~Up&~Dw&Q[3]);
```

```
FDRE #(.INIT(1'b0)) Flip4
(.C(clk), .R(1'b0), .CE(LD|Up|Dw),
.D(D[4]), .Q(Q[4]));  
assign D[4] =
```

```
(LD&Din[4]) | (~LD&Up&(Q[4] ^ (Q[1] & Q[2] & Q[0] & Q[3] & Up)) | (~LD&~Up&Dw&(Q[4] ^ (~Q[1] & ~Q[2] & ~Q[0] & ~Q[3] & Dw)) | (~LD&~Up&~Dw&Q[4]);  
  
//assign D[3] =  
(LD&Din[3]) | (~LD&Up&~Dw&(Q[3] ^ (Q[1] & Q[2] & Q[0] & Up)) | (~LD&~Up&Dw&(Q[3] ^ (~Q[1] & ~Q[2] & ~Q[0] & Dw)) | (~LD&~Up&~Dw&Q[3]);  
  
//assign D[4] =  
(LD&Din[4]) | (~LD&Up&~Dw&(Q[4] ^ (Q[1] & Q[2] & Q[0] & Q[3] & Up)) | (~LD&~Up&Dw&(Q[4] ^ (~Q[1] & ~Q[2] & ~Q[0] & ~Q[3] & Dw)) | (~LD&~Up&~Dw&Q[4]);  
endmodule
```



```
`timescale 1ns / 1ps
```

```
module countUD3L(
    input clk,
    input [2:0] Din,
    input Up,
    input Dw,
    input LD,
    //For the logic
    //input Ce,
    output [2:0] Q,
    output UTC,
    output DTC
);

//wire [2:0] Q;
wire [2:0] D;

//assign Ce = 1'b1;
```

```

//UTC trigger
assign UTC = &Q;

//DTC trigger
assign DTC = ~Q[0] & ~Q[1] & ~Q[2];

//For counting up
FDRE #(.INIT(1'b0)) Flip0 (.C(clk),
.R(1'b0), .CE(LD|Up|Dw), .D(D[0]),
.Q(Q[0])); 

assign D[0] =
(LD&Din[0]) | (~LD&Up&(Up^Q[0])) | (~LD&~Up&Dw
&(Dw^Q[0])) | (~LD&~Up&~Dw&Q[0]); 

FDRE #(.INIT(1'b0)) Flip1 (.C(clk),
.R(1'b0), .CE(LD|Up|Dw), .D(D[1]),
.Q(Q[1])); 

assign D[1] =
(LD&Din[1]) | (~LD&Up&(Q[1]^Q[0]&
Up)) | (~LD&~Up&Dw&(Q[1]^(~Q[0]&Dw))) | (~LD&
~Up&~Dw&Q[1]);

```

```

FDRE #(.INIT(1'b0)) Flip2
(.C(clk), .R(1'b0), .CE(LD|Up|Dw),
.D(D[2]), .Q(Q[2])) ;
assign D[2] =
(LD&Din[2]) | (~LD&Up&(Q[2]^ (Q[1]&Q[0]&Up)) )
| (~LD&~Up&Dw&(Q[2]^ (~Q[1]&~Q[0]&Dw))) | (~LD
&~Up&~Dw&Q[2]) ;

// assign D[0] =
(LD&Din[0]) | (~LD&Up&~Dw&(~Q[0])) | (~LD&~Up&
Dw&(~Q[0])) | (~LD&~Up&~Dw&Q[0]) ;
// assign D[1] =
(LD&Din[1]) | (~LD&Up&~Dw&(Q[1]^ (Q[0]&
Up))) | (~LD&~Up&Dw&(Q[1]^ (~Q[0]&Dw))) | (~LD&
~Up&~Dw&Q[1]) ;
// assign D[2] =
(LD&Din[2]) | (~LD&Up&~Dw&(Q[2]^ (Q[1]&Q[0]&U
p))) | (~LD&~Up&Dw&(Q[2]^ (~Q[1]&~Q[0]&Dw))) |
(~LD&~Up&~Dw&Q[2]) ;

endmodule

```

