Enabling OpenCL and SYCL for RISC-V processors

Colin Davidson
Codeplay Software Ltd.
United Kingdom
colin.davidson@codeplay.com

Aidan Dodds Codeplay Software Ltd. United Kingdom aidan@codeplay.com Rod Burns Codeplay Software Ltd. United Kingdom rod@codeplay.com

ABSTRACT

RISC-V is a non-profit, member managed organization and is gaining momentum in the processor space, with more than 900 members. One of the goals of the organization is to build an open software platform, providing software developers an easy way to harness the familiar benefits already available on CPUs and GPUs.

Today, system-on-chip manufacturers are building specialist accelerator processors based on the RISC-V architecture, taking advantage of the Vectorized extensions that match compute performance mostly seen on GPUs today. The availability of a familiar and well defined programming model is an absolute requirement if expecting to successfully bring these new processors to market.

This presentation will dive into the details of Codeplay's work in partnership with NSI-TEXE and Kyoto Microcomputer, describing the components needed to integrate OpenCL and SYCL onto RISC-V using multiple simulators. This project forms part of Japan's New Energy and Industrial Technology Development Organisation ("NEDO") project to build a powerful supercomputer.

While Codeplay has previously enabled OpenCL for a variety processor architectures, there are a number of technical challenges involved in delivering a generic integration that can be used by multiple RISC-V based systems, and the solution required a change in approach. By adding to the existing LLVM back-end for RISC-V, and creating an integration layer that plugs into OpenCL, we have built a common base architecture for a range of RISC-V processors from different companies. This presentation will explain how Codeplay's current driver interface works, and how it has been adapted to integrate with multiple RISC-V targets, in particular the riscvOVPsim and Spike RISC-V ISA simulators. We will also talk about some of the RISC-V extensions that are available, and how these can help to to expose features specific to the RISC-V architecture through OpenCL.

CCS CONCEPTS

• Computing methodologies \to Parallel programming languages; • Hardware \to Hardware accelerators.

KEYWORDS

SYCL, OpenCL, RISC-V

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org.

IWOCL'21, April 27–29, 2021, Munich, Germany © 2021 Association for Computing Machinery. ACM ISBN 978-1-4503-9033-0/21/04...\$15.00 https://doi.org/10.1145/3456669.3456687

ACM Reference Format:

Colin Davidson, Aidan Dodds, and Rod Burns. 2021. Enabling OpenCL and SYCL for RISC-V processors. In *International Workshop on OpenCL (IWOCL'21), April 27–29, 2021,Munich, Germany.* ACM, New York, NY, USA, 1 page. https://doi.org/10.1145/3456669.3456687