


Tree showing architectural evolution



What is vector processors?
Vector processor is a CPU that implements an instruction set containing instructions that operate on one-D array of data called vectors

Memory-2-memory architecture

Represents the pipelined flow of vector operands directly from memory to pipelines and then back to the memory

Register-2-register architecture

Uses vector registers to store vector operands the memory & functional pipeline

SIMD uses spatial parallelism within than temporal parallelism


Progress in hardware:-

1st → vacuum tube
2nd → transistors
3rd → ICs
4th → VLSI
5th → Superconductors

IC, P, m, k, T

Look-Ahead, Parallelism and Pipelining
prefetch instruction

Figures classification:- based on notion of instructions & data streams
SISD (Conventional sequential machines)
SIMD (Vector computers)
MIMD (Parallel computers)



→ Parallel computer are SIMD or MIMD
+ system attributes to Performance

$$T = T_c \times CPI \times T(\text{cycle time})$$

$$T = T_c \times (PTM \times K) \times T$$

$$MIPS \text{ rate} = \frac{f_c}{T \times 10^6} = \frac{f}{CPI \times 10^6}$$

$$k = \frac{m}{\text{no. of memory references needed to decode word execute instruction}}$$

$$\text{Throughput Rate} = W_p = \frac{f}{I_c \times CPI} = \frac{f}{I_c \times \text{processor cycle time}}$$

$$CPU \text{ time} = (T_c \times 10^{-9}) / MIPS$$


- + Implicit and Explicit Parallelism
- + Multiprocessors and Multicomputers

+ Similarity → Parallel computer,


+ Difference: - (MP) Shared memory, MC (Distributed)

Shared Memory multiprocessors / Tightly coupled due to UMA ^{high degree of resource sharing}
 → physical memory uniformly distributed to all processors
 → Equal access time to all memory words

+ Symmetric [All processors have equal access to peripheral + asymmetric: - One or subset of processors are executive capable]



NUMA
 → access time varies with location of memory word.
 LM: Local Memory




We can also add global access memory
 Inset is. Local memory then global, then private
 Cluster-shared memory models:-
 Each cluster is UMA or NUMA connected to
 global shared memory

$$T = \frac{2A}{M} + (k+1) \log_2 M; \text{ k-cycles}$$

2N-instruction count
 M-processors


COMA :- cache-only memory access
 Special case of NUMA in which the distributed
 main memories are connected to caches.

Remote access is avoided by distributed cache directories



Disadvantage of multiprocessor
 → Scalability

+ Distributed memory multicomputers
 earlier than multicomputers were called no remote
 memory access (NORMA)



Multicomputer generation

1st → Hypercube architecture & software controlled

2nd → Message switching

3rd → Mass-connected architecture, hardware

4th → Message routing

5th → fine grain multicomputers with processor

and communication pass on same VLSI chip

Multivector and SIMD computer

Chapter - 2

+ Data & Resource dependence

+ Data dependence: Ordering relationship between statements

1. Flow (S1 → S2)

S2 is flow dependent on S1

S1: $a + b = c$

S2: $a + b = c$

2. Anti (S1 → S2)

S1: $a + b = c$

S2: $c + d = e$

3. Output

S1: $a + b = c$

S2: $d + e = c$

S1 → S2

4. I/O dependence: Same job is performed by both I/O statement

+ Control dependence: Order of execution of statements can't be determined before run time

eg:- if

+ Resource dependence: arises in case of shared memory

+ Bernstein's condition for parallel execution:

Process: P_1 and P_2

Input: I_1 and I_2

Output: O_1 and O_2

$P_1 \parallel P_2$ if $I_1 \cap O_2 = \phi$

$I_2 \cap O_1 = \phi$

$O_1 \cap O_2 = \phi$

Hardware & Software Parallelism:-

HP

1. defined by machine architecture and hardware multiplicity.

2. Characterizing of parallelism in a processor is by no. of instruction issues per machine cycle.

SP

defined by the control and data dependence of programs

Flow graph is used to find parallelism

checked by data & control parallelism

Divide mismatch between software parallelism and hardware parallelism.

+ develop compilation support for hardware redesign for more efficient exploitation by an intelligent compiler.

Role of compiler:-

→ Remove mismatch between software & hardware parallelism.

→ Increase flexibility in hardware parallelism & to exploit software parallelism in control intensive programs

Program Partitioning & Scheduling

• Grain sizes & latency.

→ Grain size or granularity is measure of the amount of computation involved in a software process. i.e. to count the no. of instructions in a grain (program segment).

→ Latency is the time required for communication overhead incurred between machine subsystems eg: memory latency & synchronization latency