



Multicomputer generation

A Restage possing the state buttering the state buttering the state of the state of

It - Hyporcube ortherectured stoftware controlled

miessage switchin

Multivictor and SIMD computer

and communication gloves on some VEDI this

fire grain multicomputers with processor

mulstage southing such mounting to

Mess-connected anditeduce, hardware



Disadrandage of mustry

multiprocessor

memory access (NORMA)

→ OI → OI → OI

earlier that multicomputers orber alled no sunote

and hardware multiplicity. ... indefined by machine anchished we defined by the control and and hardware moultiplicity. | data dependence of programs + Bata & Resource dependence a processor is by no of instruction bron bruce per machine yell. Hondware & Software Parallelism: T Data dependence ! Ondering relationship between schalement + Burnstains condition for parallel exception: Control dependence in Onder of execution of statements + Resource dependences, auseans case of shared memory 31: Etf=q 62 = c+d=12 eg: 17 1. Plow (11 -02) 82 -> 10+d= e 2. Ant (31+32) 4. 2/0 dependence: Some feb is kelenered by both 1/0 statement Processes :- PL and Pr $P_1 || P_2 - P_1 - P_2 - P_3 - P_4 - P_4$ Input :- Is and Is !! St: - a+6-10 & low dependent on 81 81: a+6= C with a gradient or while in Elow graph is used to find parallelin cheered by data & conterd parallelism 81.0-352

prive mismatch between software posselledism and hardware · divulop compulation Support

Program Paulitioning & Schiduling - Ancrease flexibility is hordware perallelism & to exploit Role of compilers: - Rumove mamatch between software & hardware - Later of underwed between madure subsystems or every definition included between madure program sugment). houdwave subtesign for more efficient exploitation by our intelligent compiler. doftware parallelain. in control intende programe egionemory lating & synchronization latchey Crown wises & latery.