
## **ALU SIMULATION**



## Cycle 1:

The first operation is to add which is 4'b0000 two numbers.

A ~ F9=249

B ~ 0a=10

When you add A+B it overflows and has a carry. Hence both the carry and overflow have become 1.

Cycle 2:

The second cycle has a division operation which is 4'b0011 of two numbers.

 $A \sim 00 = 0$ 

 $B \sim 19 = 25$ 

When any number is divided by 0 the output is 0 hence the zero flag is 1.

Cycle 3:

This cycle has all the operations done one by one accordingly.

 $A \sim 01 = 1$ 

 $B \sim 09 = 9$ 

ALU\_Sel:

```
0
4'b0000: (Addition)
Result \sim a = 10
1
4'b0001: (Subtraction)
Result \sim -f8 = -248
Negative flag = 1
2
4'b0010: (multiplication)
Result \sim 09 = 09
3
4'b0011: (division)
Result \sim 0 = 0
zero flag = 1
4'b0100: (logical shift left)
A is shifted to left so 1 becomes 2
Result \sim 02 = 02
5
4'b0101: (logical shift right)
A is shifted to right so 1 becomes 0
Result \sim 0 = 0
Zero flag=1
6
4'b0110: (Rotate left)
```

Result  $\sim 02 = 2$ 

4'b0111: (rotate right)

Result ~ 80 = 128

7

```
8
```

4'b1000: (logical and)

Result  $\sim 01 = 1$ 

9

4'b1001: (logical or)

Result  $\sim 09 = 9$ 

0a

4'b1010: (logical xor)

Result  $\sim 08 = 8$ 

0b

4'b1011: (logical nor)

Result ~ f6 = 246

0с

4'b1100: (logical nand)

Result  $\sim$  fe = 254

0d

4'b1101: (logical xnor)

Result ~ f7 = 247

oe

4'b1110: (greater comparison)

Result  $\sim 0 = 0$ 

Zero flag= 1


Of

4'b1111: (equal comparison)

Result  $\sim 0 = 0$ 

Zero flag = 1

## **REGISTER FILE SIMULATION:**



When write function is 0

Data\_of\_a reads the data from the registers at address\_of\_a;

Data\_of\_a=register[address\_of\_a]

Data\_of\_b reads the data from the registers at address\_of\_b;

Data\_of\_b=register[address\_of\_b]

When write function is 1

Register at address\_of\_d is write enabled and the data in the dataIn is written into the Register at address\_of\_d

Registers[address\_of\_d]=dataIn

## At cycle 1:

All the values are initialized, and the output data is 0

At cycle 2:

Write=1;

Hence data is written into the registers at address\_of\_d

At cycle 3:

The data written into registers is read

| Αt | cyc | le | 4: |
|----|-----|----|----|
|----|-----|----|----|

The data is again written into the registers at address\_of\_d

At cycle 5:

Here

The newly written data is accessed by data\_of\_a and data\_of\_b retails the same value as the old one.

At cycle 6 and so on.

The data is written and read accordingly on the regular intervals at 20ns