EEDG/CE 6303: Testing and Testable Design (Spring'2023)

Department of Electrical & Computer Engineering

The University of Texas at Dallas

Instructor: Mehrdad Nourani (nourani@utdallas.edu)

Cover Page for All Submissions

(Assignment, Project, Codes/Simulations/CAD, Examinations, etc.)

Last Name (as shown in the official UT Dallas Student ID Card): ANNADATA

First Name: YAGNA SRINIVASA HARSHA

Submission Materials for (e.g. Homework #, Project #): H o m e w o r k # 3

Statement of Academic Honesty

I certify that:

- i. the attached report (for assignment, project, codes/simulations/CAD, examinations, etc.) is my own work, based on my personal study and/or research,
- I have acknowledged all material and sources used in its preparation, whether they be books, articles, reports, lecture notes, and any other kind of document, electronic or personal communication,
- iii. this report has not previously been submitted for assessment in EEDG/CE 6303 or any other course at UT Dallas or elsewhere.
- iv. I have not copied in part or whole or otherwise plagiarized the work of other students and/or persons, and
- v. I have read and understood the Department and University policies on scholastic dishonesty as outlined in: http://www.utdallas.edu/deanofstudents/dishonesty/.

Name:	Yagna	S I	Н	Annadata	Date:03/23/2023
Signatu	ıre:				

```
Verilog code:
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 03/23/2023 07:28:08 PM
// Design Name:
// Module Name: Assignment3_q3
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module Assignment3_q3(
input x1,
input x2,
input x3,
input clk,
output wire z );
wire c1,c2,c3,Y1,y1;
GTECH_NOR2 (x1,x2,c1);
assign c2 = c1;
assign c3 = c1;
GTECH_NOR2 (c3,x3,Y1);
GTECH_FD1 (Y1,clk,y1);
GTECH_OR2 (y1,c2,z);
```

Endmodule

Tetramax Report:

TetraMAX(R)

Version O-2018.06-SP1 for linux64 - Jul 19, 2018

Copyright (c) 1996 - 2018 Synopsys, Inc.

This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, or distribution of this software is strictly prohibited.

Tcl mode is on by default. Use -notcl to run in native mode.

Executing startup file "/proj/cad/synopsys/synopsys_2018/tmax_vO-2018.06-SP1/admin/setup/tmaxtcl.rc".

BUILD-T> set_faults -report collapsed -fault_coverage

Warning: Unused gate deletion affects fault coverage calculation. (M245)

BUILD-T> read_netlist /home/011/y/yx/yxa210024/spring23/testing/LIB/class.v

Begin reading netlist (/home/011/y/yx/yxa210024/spring23/testing/LIB/class.v)...

End parsing Verilog file /home/011/y/yx/yxa210024/spring23/testing/LIB/class.v with 0 errors.

End reading netlist: #modules=129, top=BIDI, #lines=1039, CPU_time=0.00 sec, Memory=0MB

BUILD-T> read_netlist /home/011/y/yx/yxa210024/spring23/testing/src_ver/gtech_lib.v

Begin reading netlist (/home/011/y/yx/yxa210024/spring23/testing/src_ver/gtech_lib.v)...

Warning: Rule N2 (unsupported construct) was violated 10 times.

End parsing Verilog file /home/011/y/yx/yxa210024/spring23/testing/src_ver/gtech_lib.v with 0 errors.

End reading netlist: #modules=106, top=GTECH_ZERO, #lines=1976, CPU_time=0.01 sec, Memory=0MB

BUILD-T> read_netlist /home/011/y/yx/yxa210024/Assignment3_q3_1.v

Begin reading netlist (/home/011/y/yx/yxa210024/Assignment3_q3_1.v)...

End parsing Verilog file /home/011/y/yx/yxa210024/Assignment3_q3_1.v with 0 errors.

End reading netlist: #modules=1, top=Assignment3_q3_1, #lines=19, CPU_time=0.00 sec, Memory=0MB

BUILD-T> run build model Assignment3 q3 1

Begin build model for topcut = Assignment3_q3_1 ...

There were 3 primitives and 0 faultable pins removed during model optimizations

End build model: #primitives=14, CPU time=0.00 sec, Memory=0MB Begin learning analyses... End learning analyses, total learning CPU time=0.00 sec. DRC-T> set_drc /home/011/y/yx/yxa210024/Assignment3_q3_1.stil DRC-T> run drc Begin scan design rules checking... Begin reading test protocol file /home/011/y/yx/yxa210024/Assignment3_q3_1.stil... End parsing STIL file /home/011/y/yx/yxa210024/Assignment3_q3_1.stil with 0 errors. Test protocol file reading completed, CPU time=0.00 sec. Begin simulating test protocol procedures... Test protocol simulation completed, CPU time=0.00 sec. Begin scan chain operation checking... Chain 1 successfully traced with 1 scan cells. Scan chain operation checking completed, CPU time=0.00 sec. Begin clock rules checking... Clock rules checking completed, CPU time=0.00 sec. Clock grouping results: #pairs=0, #groups=0, #serial_pairs=0, #disturbed_pairs=0, CPU time=0.00 sec. -----Begin nonscan rules checking... Nonscan cell summary: #DFF=0 #DLAT=0 #RAM_outs=0 tla_usage_type=none Nonscan rules checking completed, CPU time=0.00 sec. Begin DRC dependent learning... Fast-sequential depth results: control=0(0), observe=0(0), detect=0(0), CPU time=0.00 sec DRC dependent learning completed, CPU time=0.00 sec. ______ **DRC Summary Report** ------No violations occurred during DRC process. Design rules checking was successful, total CPU time=0.00 sec. TEST-T> remove faults -all 0 faults were removed from the fault list.

Warning: Rule N20 (underspecified UDP) was violated 1 times.

TEST-T> add faults -all

22 faults were added to fault list.

TEST-T> run_at	pg -ndetects 1
----------------	----------------

- * NOTICE: The following DRC violations were previously *
- * encountered. The presence of these violations is an *
- * indicator that it is possible that the ATPG patterns *
- * created during this process may fail in simulation. *

*

* Rules: N20 *

ATPG performed for stuck fault model using internal pattern source.

#patterns #faults #ATPG faults test process
stored detect/active red/au/abort coverage CPU time

Begin deterministic ATPG: #collapsed_faults=13, abort_limit=10...

7 13 0 0/0/0 100.00% 0.00

Collapsed Stuck Fault Summary Report


fault class	code #fa	aults			
Detected	DT	22			
Possibly detected	PT	0			
Undetectable	UD	0			
ATPG untestable	AU	0			
Not detected	ND	0			
total faults	22	<u>)</u>			
test coverage	100.00%				
fault coverage	100.00%				
Pattern Summary Report					

Pattern Summary Report

#internal patterns 7
#basic_scan patterns 7

TEST-T>

Schematic:



```
Q6:
Verilog code:
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 03/23/2023 05:36:47 PM
// Design Name:
// Module Name: Assignment3_6que
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
module Assignment3_6que(
input x1,
input x2,
input x3,
output wire z );
wire c1,c2,c3,c4,c5;
GTECH_NAND2 (x1,x1,c1);
GTECH_AND2 (c1,x2,c2);
```

```
GTECH_OR2 (c2,x3,c3);
GTECH_AND2 (c3,x2,c4);
GTECH_OR2 (c3,x3,c5);
GTECH_NAND2 (c4,c5,z);
Endmodule
Synopsys code:
// Created by: Synopsys DC Expert(TM) in wire load mode
// Version : O-2018.06-SP1
// Date : Thu Mar 23 18:00:23 2023
module Assignment3_6que_1 (x1, x2, x3, z);
input x1, x2, x3;
output z;
wire n2;
GTECH_NAND2 U3 ( .A(n2), .B(x2), .Z(z) );
GTECH_OR_NOT U4 ( .A(x3), .B(x1), .Z(n2) );
Endmodule
Pathfile:
$path {
$name path1rising;
$transition{
x1 ^;
tmp101/U1/Z v;
tmp102/U1/Z v;
tmp103/U1/Z v;
tmp104/U1/Z v;
tmp105/U1/Z ^;
tmp105 ^;
$condition{
x2 11;
x3 00;
}
}
```

```
$path {
$name path1falling;
$transition{

x1 v;
tmp101/U1/Z ^;
tmp102/U1/Z ^;
tmp103/U1/Z ^;
tmp104/U1/Z ^;
tmp105/U1/Z v;
tmp105 v;

$condition{
x2 11;
x3 00;
}
}
```

Schematic:

