## TetraMAX(R)

Version 0-2018.06-SP1 for linux64 - Jul 19, 2018

Copyright (c) 1996 - 2018 Synopsys, Inc.
This software and the associated documentation are proprietary to Synopsys,

```
Inc. This software may only be used in accordance with the terms and conditions
  of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
 Tcl mode is on by default. Use -notcl to run in native mode.
 Executing startup file
"/proj/cad/synopsys/synopsys_2018/tmax_v0-2018.06-SP1/admin/setup/tmaxtcl.rc".
BUILD-T> read_netlist /home/011/y/yx/yxa210024/spring23/testing/src_ver/gtech_lib.v
  Begin reading netlist (
/home/011/y/yx/yxa210024/spring23/testing/src_ver/gtech_lib.v )...
Warning: Rule N2 (unsupported construct) was violated 10 times.
  End parsing Verilog file
/home/011/y/yx/yxa210024/spring23/testing/src_ver/gtech_lib.v with 0 errors.
  End reading netlist: #modules=106, top=GTECH_ZERO, #lines=1976, CPU_time=0.00
sec, Memory=0MB
BUILD-T> read_netlist /home/011/y/yx/yxa210024/Q1_project5_fig54_scan.v
  Begin reading netlist (/home/011/y/yx/yxa210024/Q1_project5_fig54_scan.v)...
 End parsing Verilog file /home/011/y/yx/yxa210024/Q1_project5_fig54_scan.v with 0
errors.
 End reading netlist: #modules=5, top=Q1_project5_fig54_1, #lines=22,
CPU_time=0.00 sec, Memory=0MB
BUILD-T> run_build_model Q1_project5_fig54_1
 Begin build model for topcut = Q1_project5_fig54_1 ...
Error: Module ( Q1_project5_fig54_1 ) referenced undefined module ( OR2I ). (B5-1)
Warning: Current simulation model is now deleted. (M39)
BUILD-T> read_netlist /home/011/y/yx/yxa210024/spring23/testing/LIB/class.v
 Begin reading netlist (
/home/011/y/yx/yxa210024/spring23/testing/LIB/class.v )...
  End parsing Verilog file /home/011/y/yx/yxa210024/spring23/testing/LIB/class.v
with 0 errors.
 End reading netlist: #modules=125, top=BIDI, #lines=1039, CPU_time=0.00 sec,
Memory=0MB
BUILD-T> read_netlist /home/011/y/yx/yxa210024/Q1_project5_fig54_scan.v
  Begin reading netlist (/home/011/y/yx/yxa210024/01_project5_fig54_scan.v)...
Warning: Rule N5 (redefined module) was violated 1 times.
 End parsing Verilog file /home/011/y/yx/yxa210024/Q1_project5_fig54_scan.v with 0
errors.
 End reading netlist: #modules=0, top=BIDI, #lines=22, CPU_time=0.00 sec,
Memory=0MB
BUILD-T> run_build_model Q1_project5_fig54_1
  ______
 Begin build model for topcut = Q1_project5_fig54_1 ...
```

There were 4 primitives and 0 faultable pins removed during model optimizations

```
Warning: Rule N20 (underspecified UDP) was violated 1 times.
 End build model: #primitives=13, CPU_time=0.00 sec, Memory=0MB
 ------
 Begin learning analyses...
 End learning analyses, total learning CPU time=0.00 sec.
DRC-T> run_drc
 ______
 Begin scan design rules checking...
 ______
 Begin simulating test protocol procedures...
 Test protocol simulation completed, CPU time=0.00 sec.
 ______
 Begin scan chain operation checking...
 Scan chain operation checking completed, CPU time=0.00 sec.
 Begin clock rules checking...
Warning: Rule C2 (unstable nonscan DFF when clocks off) was violated 2 times.
 Clock rules checking completed, CPU time=0.00 sec.
 ______
 Begin nonscan rules checking...
 Nonscan cell summary: #DFF=2 #DLAT=0 #RAM_outs=0 tla_usage_type=none
 Nonscan behavior: #CU=2
 Nonscan rules checking completed, CPU time=0.00 sec.
 ______
 Begin DRC dependent learning...
 Fast-sequential depth results: control=0(0), observe=0(0), detect=0(0), CPU
time=0.00 sec
 DRC dependent learning completed, CPU time=0.00 sec.
 DRC Summary Report
 ______
Warning: Rule C2 (unstable nonscan DFF when clocks off) was violated 2 times.
 There were 2 violations that occurred during DRC process.
 Design rules checking was successful, total CPU time=0.00 sec.
 _____
TEST-T> remove_faults -all
 O faults were removed from the fault list.
TEST-T> add_faults -all
 56 faults were added to fault list.
TEST-T> run_atpg full_sequential_only
   NOTICE: The following DRC violations were previously *
   encountered. The presence of these violations is an
   indicator that it is possible that the ATPG patterns
   created during this process may fail in simulation.
   Rules: N20
 ****************
 ATPG performed for stuck fault model using internal pattern source.
 Begin Full-Sequential ATPG for 56 uncollapsed faults ...
 --- abort limit : 10 seconds, NO BACKTRACK LIMIT
 #patterns #faults #ATPG faults test process
```

```
detect/active red/au/abort coverage CPU time
stored
31 25
7 18
                            0/0/1 63.39%
0/0/1 75.89%
0/2/1 83.04%
0/8/2 83.04%
1
                                                 20.02
2
                                                20.02
3
               4
                   12
                                                20.02
                                     83.04%
3
               0
                   2
                                                42.73
4 faults were identified as detected by implication, test coverage is now 86.61%.
```

## Uncollapsed Stuck Fault Summary Report

fault class	code	#faults
Detected Possibly detected Undetectable ATPG untestable Not detected	DT PT UD AU ND	46 5 0 5 0
total faults test coverage		56 86.61%
Pattern Summary Report		
#internal patterns #full_sequential patterns		3

```
TEST-T> report_faults -all
```

```
NP
sa1
         x1
          __tmp103/B
      NP
sa1
         __tmp106/p_dreg0/d
      DS
sa1
         __tmp106/p_dreg0/cp
     DΙ
sa1
          __tmp106/p_dreg0/cp
      DI
sa0
          __tmp106/p_dreg0/q
sa0
          __tmp106/p_dreg0/d
      DS
sa0
          __tmp106/p_dreg0/q
      DS
sa1
          __tmp105/0
sa1
      DS
          __tmp105/p_dreg0/q
sa1
     - -
          __tmp105/Q
      DS
sa0
          __tmp105/p_dreg0/q
sa0
     - -
          __tmp104/Z
sa1
      DS
          __tmp104/A
sa1
     - -
          __tmp104/B
      - -
sa1
          __tmp102/Z
sa1
      - -
          __tmp103/Z
      - -
sa1
          __tmp105/p_dreg0/d
      - -
sa1
          __tmp103/Z
sa0
      AN
          __tmp103/B
sa0
      - -
          __tmp103/A
      - -
sa0
          __tmp103/C
sa0
      - -
          __tmp104/B
sa0
          __tmp102/B
      ΑP
sa1
          __tmp103/C
      DS
sa1
          __tmp100/Z
sa1
      DS
          __tmp100/A
      - -
sa0
          __tmp102/A
sa1
          __tmp105/p_dreg0/cp
sa0
      DΙ
         __tmp105/p_dreg0/cp
sa1
      DΙ
      DS
          __tmp103/A
sa1
          __tmp101/Z
sa1
      DS
```

```
__tmp101/A
  sa0
  sa1
               _tmp102/C
        DS
               _tmp104/Z
  sa0
             __tmp105/p_dreg0/d
  sa0
        - -
             __tmp102/Z
  sa0
        DS
             __tmp102/B
  sa0
             __tmp102/A
  sa0
        - -
  sa0
        - -
             __tmp102/C
  sa0
        - -
               _tmp100/Z
  sa1
               _tmp100/A
        - -
  sa0
             __tmp101/Z
  sa1
        - -
             __tmp101/A
  sa0
              __tmp104/A
  sa1
        DS
             Z
             __tmp107/Z
  sa1
        - -
             __tmp107/A
  sa1
             __tmp107/B
  sa1
        - -
        DS
             __tmp107/B
  sa0
  sa0
        DS
             __tmp107/Z
  sa0
        - -
        DS
              __tmp107/A
  sa0
  sa0
        DS
             х1
  sa1
        AΡ
             clk
             clk
  sa0
        AP
TEST-T> report_patterns -all -internal
 Pattern 0 (full_sequential)
  Time 0: period = 100
  Time 0: force_all_pis =
  Time 140: measure_all_pos =X
 Time 200: force_all_pis = 11
 Time 340: measure_all_pos =X
 Time 400: force_all_pis = 00
 Time 540: measure_all_pos =X
 Time 600: force_all_pis = 11
 Time 740: measure_all_pos =0
 Time 800: force_all_pis = 10
 Time 940: measure_all_pos =0
 Time 1000: force_all_pis =01
 Time 1140: measure_all_pos =1
 Time 1200: force_all_pis =00
 Time 1340: measure_all_pos =1
 Pattern 1 (full_sequential)
  Time 0: period = 100
 Time 0: force_all_pis =
 Time 140: measure_all_pos =1
 Time 200: force_all_pis = 11
 Time 340: measure_all_pos =1
 Time 400: force_all_pis = 00
 Time 540: measure_all_pos =1
 Time 600: force_all_pis = 11
 Time 740: measure_all_pos =0
 Time 800: force_all_pis = 10
  Time 940: measure_all_pos =0
 Time 1000: force_all_pis =01
 Time 1140: measure_all_pos =1
 Time 1200: force_all_pis =00
 Time 1340: measure_all_pos =1
 Time 1400: force_all_pis =01
 Time 1540: measure_all_pos =1
```

```
Time 1600: force_all_pis =10
 Time 1740: measure_all_pos =1
 Time 1800: force_all_pis =01
 Time 1940: measure_all_pos =0
 Pattern 2 (full_sequential)
 Time 0: period = 100
 Time 0: force_all_pis =
 Time 140: measure_all_pos =0
 Time 200: force_all_pis = 01
 Time 340: measure_all_pos =0
 Time 400: force_all_pis = 00
 Time 540: measure_all_pos =0
 Time 600: force_all_pis = 11
 Time 740: measure_all_pos =0
 Time 800: force_all_pis = 10
 Time 940: measure_all_pos =0
 Time 1000: force_all_pis =01
 Time 1140: measure_all_pos =1
 Time 1200: force_all_pis =10
 Time 1340: measure_all_pos =1
 Time 1400: force_all_pis =11
 Time 1540: measure_all_pos =1
 Time 1600: force_all_pis =00
 Time 1740: measure_all_pos =1
 Time 1800: force_all_pis =00
 Time 1940: measure_all_pos =1
 Time 2000: force_all_pis =11
 Time 2140: measure_all_pos =0
TEST-T>
```