

EEDG/CE 6303: Testing and Testable Design (Spring'2023)

Department of Electrical & Computer Engineering

The University of Texas at Dallas

Instructor: Mehrdad Nourani (nourani@utdallas.edu)

Cover Page for All Submissions

(Assignment, Project, Codes/Simulations/CAD, Examinations, etc.)

Last Name (as shown in the official UT Dallas Student ID Card): Annadata

First Name: Yagna Srinivasa Harsha

Submission Materials for (e.g. Homework #, Project #): Homework 4

Statement of Academic Honesty

I certify that:

- i. the attached report (for assignment, project, codes/simulations/CAD, examinations, etc.) is my own work, based on my personal study and/or research,
- ii. I have acknowledged all material and sources used in its preparation, whether they be books, articles, reports, lecture notes, and any other kind of document, electronic or personal communication,
- iii. this report has not previously been submitted for assessment in EEDG/CE 6303 or any other course at UT Dallas or elsewhere,
- iv. I have not copied in part or whole or otherwise plagiarized the work of other students and/or persons, and
- v. I have read and understood the Department and University policies on scholastic dishonesty as outlined in: <http://www.utdallas.edu/deanofstudents/dishonesty/>.

Name: Y a g n a S H A n n a d a t a Date: 4 / 1 3 / 2 0 2 3

Signature:



Yagna Srinivasa Marsha Annadata

CE 6303

Yxa 210024

Assignment - 4

(Q2)

$$\{M0 : \updownarrow(w0); M1 : \uparrow(r0, w1); M2 : \downarrow(r1, w0); M3 : \updownarrow(r0)\}$$


March X: AF's, SAF's, TF's

fault	Condition	Sensitization	detection	Comments.
AF	N/A	N/A	N/A	M ₁ + M ₂
SAF <r/0>	N/A	M ₁ → tries to write '1'	M ₂ → reads '1' and expects '1'	N/A
SAF <r/1>	N/A	M ₀ → tries to write '0'	M ₁ → reads '0' and expects '0'	M ₃ also detects.
TF <r/0>	N/A	M ₀	M ₁	N/A
TF <r/1>	N/A	M ₁	M ₂	N/A

(iv) Unlinked CF's

(a) CF_{id}.

$\langle \uparrow/0 \rangle, \langle \uparrow/1 \rangle, \langle \downarrow/0 \rangle, \langle \downarrow/1 \rangle$




fault	Condition	Sensitization	detection	Comments.
$\langle \uparrow/0 \rangle$	$a\text{-cell} < V\text{-cell}$	N/A	N/A	N/A
$\langle \uparrow/1 \rangle$	$a\text{-cell} < V\text{-cell}$	M1	M2	N/A
$\langle \downarrow/0 \rangle$	$a\text{-cell} < V\text{-cell}$	N/A	N/A	N/A
$\langle \downarrow/1 \rangle$	$a\text{-cell} < V\text{-cell}$	M2	M3	N/A
$\langle \uparrow/0 \rangle$	$V\text{-cell} < a\text{-cell}$	M1	M2	N/A
$\langle \uparrow/1 \rangle$	$V\text{-cell} < a\text{-cell}$	N/A	N/A	N/A
$\langle \downarrow/0 \rangle$	$V\text{-cell} < a\text{-cell}$	M1	M2	N/A
$\langle \downarrow/1 \rangle$	$V\text{-cell} < a\text{-cell}$	N/A	N/A	N/A

(b) CF_{in}



fault	Condition	Sensitization	detection	Comments
$\langle \uparrow/0 \rangle$	$j < i$	M1	M1	N/A
$\langle \downarrow/0 \rangle$	$j < i$	M2	M3	N/A
$\langle \uparrow/1 \rangle$	$i < j$	M1	M2	N/A
$\langle \downarrow/1 \rangle$	$i < j$	M2	M2	N/A

(c) C_{Sst}



$i < j$

Step	Match	State	Operation	Status
1	M_0	S_{00}	w_0 $j=0$	S_{00}
2	M_0	S_{00}	w_0 $j=0$	S_{00}
3	M_1	S_{00}	r_0 $j=0$	S_{00}
4	M_1	S_{00}	w_1 $j=1$	S_{10}
5	M_1	S_{10}	r_0 $j=0$	S_{10}
6	M_1	S_{10}	w_1 $j=1$	S_{11}
7	M_2	S_{11}	r_1 $j=1$	S_{11}
8	M_2	S_{11}	w_0 $j=0$	S_{01}
9	M_2	S_{01}	r_0 $j=0$	S_{01}
10	M_2	S_{01}	w_0 $j=0$	S_{00}
11	M_3	S_{00}	r_0 $j=0$	S_{00}
12	M_3	S_{00}	r_0 $j=0$	S_{00}


$j < i$

Step	Match	State	Operation	Status
1	M_0	S_{00}	w_0 $j=0$	S_{00}
2	M_0	S_{00}	w_0 $j=0$	S_{00}
3	M_1	S_{00}	r_0 $j=0$	S_{00}
4	M_1	S_{00}	w_1 $j=1$	S_{10}
5	M_1	S_{10}	r_0 $j=0$	S_{10}
6	M_1	S_{10}	w_1 $j=1$	S_{11}
7	M_2	S_{11}	r_1 $j=1$	S_{11}
8	M_2	S_{11}	w_0 $j=0$	S_{01}
9	M_2	S_{01}	r_0 $j=0$	S_{01}
10	M_2	S_{01}	w_0 $j=0$	S_{00}
11	M_3	S_{00}	r_0 $j=0$	S_{00}
12	M_3	S_{00}	r_0 $j=0$	S_{00}

(V) linked CF's

consider

$$\begin{aligned} a_1 &\rightarrow \langle \uparrow / 0 \rangle \\ a_2 &\rightarrow \langle \uparrow / 1 \rangle \end{aligned}$$



fault	condition	sensitizing	detection	comment
$\langle \uparrow / 0 \rangle$	a_2 -cell	M_1		
a_1	$\langle a_1 \text{ cell} \rangle$	$a_2 \rightarrow 0 \geq 1$	N/A	
$\langle \uparrow / 1 \rangle$	$\langle V \text{ cell} \rangle$	$V \rightarrow 1$		
a_2		$a_1 \rightarrow 0 \geq 1$		
		$V \rightarrow 0$		

Conclusion:

March X test can detect AF, SAF, TF

Unlinked CFs, but no linked CF.

(Q3)

$$\{M0 : \Downarrow (w0); M1 : \Uparrow (r0, w1, r1); M2 : \Downarrow (r1, w0, r0); M3 : \Downarrow (r0)\}$$


March Y: AF's, SAF's, TF's

fault	condition	sensitization	detection	comments.
AF	N/A	N/A	N/A	$M_1 + M_2$
SAF $\langle \uparrow / 0 \rangle$	N/A	$M_1 \rightarrow$ tries to write '1'	$M_1 \rightarrow$ reads '1' and expects '1'	M_2 also detects.
SAF $\langle \uparrow / 1 \rangle$	N/A	$M_2 \rightarrow$ tries to write '0'	$M_2 \rightarrow$ reads '0' and expects '0'	M_3 also detects.
TF $\langle \uparrow / 0 \rangle$	N/A	M0	M1	N/A
TF $\langle \downarrow / 1 \rangle$	N/A	M1	M2	N/A

(iv) Unlinked CF's


(a) CF_{i,d}

$\langle \uparrow/0 \rangle, \langle \uparrow/1 \rangle, \langle \downarrow/0 \rangle, \langle \downarrow/1 \rangle$




Fault	Condition	Sensitization	Detection	Comments
$\langle \uparrow/0 \rangle$	$a\text{-cell} < V\text{-cell}$	N/A	N/A	N/A
$\langle \uparrow/1 \rangle$	$a\text{-cell} < V\text{-cell}$	$M_1 \rightarrow \text{read '0'}$ $V \text{ writes '1' to } a\text{-cell}$	$M_1 \rightarrow \text{reads '0'}$ but $V\text{-cell} = '1'$	N/A
$\langle \downarrow/0 \rangle$	$a\text{-cell} < V\text{-cell}$	N/A	N/A	N/A
$\langle \downarrow/1 \rangle$	$a\text{-cell} < V\text{-cell}$	M2	M2	N/A
$\langle \uparrow/0 \rangle$	$V\text{-cell} < a\text{-cell}$	M1	M1	N/A
$\langle \uparrow/1 \rangle$	$V\text{-cell} < a\text{-cell}$	N/A	N/A	N/A
$\langle \downarrow/0 \rangle$	$V\text{-cell} < a\text{-cell}$	M1	M1	N/A
$\langle \downarrow/1 \rangle$	$V\text{-cell} < a\text{-cell}$	N/A	N/A	N/A

(b) CF_{i,n}



Fault	Condition	Sensitization	Detection	Comments
$\langle \uparrow/0 \rangle$	$j < i$	M1	M1	N/A
$\langle \downarrow/0 \rangle$	$j < i$	M2	M2	N/A
$\langle \uparrow/1 \rangle$	$i < j$	M1	M1	N/A
$\langle \downarrow/1 \rangle$	$i < j$	M2	M2	N/A

(C) C_{Sst}



$i < j$


Step	Machine	State	Operation	Status
1	M ₀	S ₀₀	w ₀ i=0	S ₀₀
2	M ₀	S ₀₀	w ₀ j=0	S ₀₀
3	M ₁	S ₀₀	r ₀ i=0	S ₀₀
4	M ₁	S ₀₀	w ₁ i=1	S ₀₁
5	M ₁	S ₀₁	r ₁ i=1	S ₀₁
6	M ₁	S ₀₁	r ₀ j=0	S ₀₁
7	M ₁	S ₀₁	w ₁ j=1	S ₁₁
8	M ₁	S ₁₁	r ₁ j=1	S ₁₁
9	M ₂	S ₁₁	r ₁ i=1	S ₁₁
10	M ₂	S ₁₁	w ₀ j=0	S ₁₀
11	M ₂	S ₁₀	r ₀ i=0	S ₁₀
12	M ₂	S ₁₀	r ₁ j=1	S ₁₀
13	M ₂	S ₁₀	w ₀ j=0	S ₀₀
14	M ₂	S ₀₀	r ₀ j=0	S ₀₀
15	M ₃	S ₀₀	r ₀ i=0	S ₀₀
16	M ₃	S ₀₀	r ₀ j=0	S ₀₀

13	M ₂	S ₀₁	w ₀ i=0	S ₀₀
14	M ₂	S ₀₀	r ₀ i=0	S ₀₀
15	M ₃	S ₀₀	r ₀ i=0	S ₀₀
16	M ₃	S ₀₀	r ₀ j=0	S ₀₀

j < i

(V) linked CF's

consider $a_1 \rightarrow \langle \uparrow / 0 \rangle$
 $a_2 \rightarrow \langle \uparrow / 1 \rangle$



fault	Condition	Sensitizing	Detection	Comcoh
$\langle \uparrow / 0 \rangle$	a_2 -cell	M_1	N/A	N/A
a_1	$\langle a_1 \text{ cell} \rangle$	$a_2 \rightarrow 0 > 1$		
$\langle \uparrow / 1 \rangle$	$\langle V \text{ cell} \rangle$	$V \rightarrow 1$		
a_2		$a_1 \rightarrow 0 > 1$		
		$V \rightarrow 0$		

Conclusion:

March Y can detect AF, SAF, TF, Unlinked CF
 but cannot detect linked CF.


(Q1)

(i) let us consider new fault model

Notation: $\langle w_0 / \uparrow \rangle, \langle w_0 / \downarrow \rangle, \langle v_1 / \uparrow \rangle, \langle v_1 / \downarrow \rangle, \langle r_0 / \uparrow \rangle, \langle r_0 / \downarrow \rangle$
 $\langle r_1 / \uparrow \rangle, \langle v_1 / v \rangle$

Consider the following MARCH Y - algorithm:

$\{ \uparrow(w_0); \uparrow(v_0, v_1); \uparrow(r_1, w_0); \downarrow(r_0, w_1); \downarrow(r_1, w_0); \uparrow(r_0) \}$



fault	Condition	Sensitization	detection	Comments.
$\langle w_0/\downarrow \rangle$	$a\text{-cell} < v\text{-cell}$	M 2	M 2	N/A
$\langle w_0/\uparrow \rangle$	$a\text{-cell} < v\text{-cell}$	M 4	M 5	N/A
$\langle w_1/\downarrow \rangle$	$a\text{-cell} < v\text{-cell}$	M 3	M 4	N/A
$\langle v_1/\uparrow \rangle$	$a\text{-cell} < v\text{-cell}$	M 1	M 1	N/A
$\langle r_0/\downarrow \rangle$	$a\text{-cell} < v\text{-cell}$	M 3	M 4	N/A
$\langle r_0/\uparrow \rangle$	$a\text{-cell} < v\text{-cell}$	M 1	M 1	N/A
$\langle r_1/\downarrow \rangle$	$a\text{-cell} < v\text{-cell}$	M 2	M 2	N/A
$\langle r_1/\uparrow \rangle$	$a\text{-cell} < v\text{-cell}$	M 4	M 5	N/A

fault	Condition	Sensitization	detection	Comments.
$\langle w_0/\downarrow \rangle$	$v\text{-cell} < a\text{-cell}$	M 4	M 4	N/A
$\langle w_0/\uparrow \rangle$	$v\text{-cell} < a\text{-cell}$	M 2	M 3	N/A
$\langle w_1/\downarrow \rangle$	$v\text{-cell} < a\text{-cell}$	M 1	M 2	N/A
$\langle v_1/\uparrow \rangle$	$v\text{-cell} < a\text{-cell}$	M 3	M 3	N/A
$\langle r_0/\downarrow \rangle$	$v\text{-cell} < a\text{-cell}$	M 1	M 2	N/A
$\langle r_0/\uparrow \rangle$	$v\text{-cell} < a\text{-cell}$	M 3	M 3	N/A
$\langle r_1/\downarrow \rangle$	$v\text{-cell} < a\text{-cell}$	M 4	M 4	N/A
$\langle r_1/\uparrow \rangle$	$v\text{-cell} < a\text{-cell}$	M 2	M 3	N/A

(ii) To modify MATS + algorithm we consider all the patterns possible except all zero's and all one's.

then we write all '1' to each word in memory followed by all '0' for each word in memory.

for each bit we write pattern, with only one '1' and rest of them to be '0', and one '0' with rest of them to be '1'

for each word we read and verify the data.

for $B=4$.

write the following patterns.

- (i) 0001
- (ii) 0010
- (iii) 0100
- (iv) 1000

then we write all '1' and all '0' pattern.

writing one '1' to each.

\Rightarrow	bit 0	\rightarrow	1000
	bit 1	\rightarrow	0100
	bit 2	\rightarrow	0010
	bit 3	\rightarrow	0001

Next we write one '0' to each.

\Rightarrow	bit 0	\rightarrow	0111
	bit 1	\rightarrow	1011
	bit 2	\rightarrow	1101
	bit 3	\rightarrow	1110

then we read the data and verify.

(c) the restrictions to the march tests appear when we are trying to read or write to a specific memory address in the FIFO memory.

The other condition is reset where some tests like March C- doesn't work. For example March C- requires all the locations to be initialized to 0 in the start, but reset changes the values in the memory hence we cannot apply March C- test to FIFO.

Q4.

The paper "Memory Testing with a RISC Microcontroller" mainly discusses about testing low-end microcontroller which must apply low power on tests. They found out that the way to detect speed related faults is by performing memory tests at-speed, using Back-to-Back memory cycles which is minimum number of clock cycles for CPU. The paper uses ATMEL RISC microcontroller to demonstrate the capabilities and limitations of RISC CPU architectures.

It has 6 sections following the introduction which are in the following order:

2. ATMEL RISC microcontroller introduction
3. Explanation of the notation and specifying algorithms and shows test consequences of folding and scrambling.
4. Implementation of March elements.
5. A way to meet Back-to-Back cycle requirements.
6. Memory tests on ATMEL RISC CPU.
7. Conclusion.

Memory typically has a large number of words, while the number of bits per word is small. Folding is used such that the layout of the memory array approaches that of a square. It maps the logical memory view, consisting of words and bits/word, into the topological view, consisting of rows and columns. This paper assumes 4-way interleaved Folding.

Address scrambling means that the Logical address sequence, as applied from the outside of the memory, differs from the physical internal address sequence. A very common cause for address scrambling is via sharing in the address decoders.

This paper considers MARCH C- test with following algorithm:

{ $\uparrow(w0)$; $\uparrow(r0,w1)$; $\uparrow(r1,w0)$; $\downarrow(r0,w1)$; $\downarrow(r1,w0)$; $\uparrow(r0)$ }

If the architecture also allows access to smaller data types, then, for speed-related faults in the data multiplexers the following tests are applied for each of the smaller data types:

SCAN+ { $\uparrow(w0)$; $\uparrow(r0)$; $\uparrow(w1)$; $\uparrow(r1)$; $\downarrow(w0)$; $\downarrow(r0)$; $\downarrow(w1)$; $\downarrow(r1)$ }

The following are the assumptions and conventions made:

4-way interleaved folding ($F=4$). Products may even have 16-way folding; this is a simple extension of $F=4$. No address and/or data scrambling is assumed (to keep the algorithms more comprehensible).

There are two key issues for Back-to-Back cycle requirements. They are 1. Loop counting and 2. Read result evaluation for 'r0' operations.

1. Loop counting:

Consider the following:

LDI R18, \$M. Initialize Loop count

CLR R31. Initialize Z-high

LDI R30, \$S. Initialize Z-low

L1: ST Z+, R16. Perform a write operation

DEC R18. Decrement Loop count

BRNE L1. Branch if not equal

Here the problem is the memory was accessed only every 3 instructions in the loop which violates the Back-to-Back cycle requirement. So, the solution is Loop Unrolling which reduces the execution time by 58.3%. Similarly, paper addresses the case 2 problem also with example and solution which reduces the execution time by 37.5%.

Next the paper describes the capabilities and problems of ATMEL RISC architecture to implement memory test under Back-to-Back memory cycle requirements. It explains the testing in 2 sections first for data memory and then the program memory.

The following are the tests shown for data memory with examples:

1. MATS+ with linear Counting Method, Fast-Column and solid Data Background
2. MATS+ with linear Counting Method, Fast-Column and checkerboard Data Background
3. Address complement Counting Method
4. Fast-row Implementation.

Both the "MATS+ with linear Counting Method, Fast-Column and solid Data Background" and "MATS+ with linear Counting Method, Fast-Column and checkerboard Data Background" are explained with examples.

Address complement Counting Method is explained and proved with an example. It satisfies the Back-to-Back requirements using Z with post increment and Y with pre decrement Addressing Modes.

Fast-row addressing is not supported as it does not meet the Back-to-Back cycle requirement.

For program memory, both Fast-row and Address complement Counting Method cannot be applied, and it is concluded that Back-to-Back cycle requirements are not met.

Finally, the conclusion is that paper describes capabilities and faults of CPU-based memory testing. The tests in the paper are implemented in assemble language to satisfy Back-to-Back cycle requirements. It summarizes the data memory testing of ATMEL RISC CPU and then the program memory.

It concludes that tests must include the March C- to detest the static faults which are the state Coupling Faults (CFsts) and the static Address decoder Faults (AFs) can be detected with tests applied at any speed. it is recommended to provide more adequate architecture support for test implementation in next generation products. The results are a significant increase in fault coverage and a reduction in test time by about 60% when the test methods described in the paper are applied.