

A dark blue vertical bar is on the left. A blue arrow points right from it, containing the date.

10/05/2022

INVERTER

LAYOUT AND SCHEMATIC USING CADENCE

Several thin, curved, light grey lines sweep upwards from the bottom left towards the center.

Annadata, Yagna Srinivasa Harsha

yxa210024

Duvvuri, Sai Pravallika

psd220003

Thota, Sai Abhishek

sxt210056

General Description:

We have designed an inverter using cadence virtuoso with GF65nm process and the channel length of 70nm

Values found:

Area = 6.383m (Length = 4.903m, Width = 1.302m)
EDP = 2.983e-23
Delay(D) = 2.833e-10
Energy(E) = -1.061e-13
Pin pitch = 0.52m
Offset = 0.39m

Matrix

```
$DATA1 SOURCE='HSPICE' VERSION='O-2018.09-2 linux64' PARAM_COUNT=0
.TITLE '$example hspice setup file'
trise          tfall          tavg          tdiff
delay          iavg          energy         edpl
t1             t2            t3            t4
i1             i2            energy1        energy2
energysum      edp2          temper         alter#
 1.269e-10      2.833e-10      2.051e-10      1.564e-10
 2.833e-10      -8.841e-06      -1.061e-13      3.006e-23
 6.001e-09      6.449e-09      6.250e-12      8.971e-10
-1.958e-04      -4.161e-08      -1.052e-13      -4.449e-17
-1.053e-13      2.983e-23      25.0000        1
```

Spice test setup file:

```
$example HSPICE setup file

$transistor model
.include
"/proj/cad/library/mosis/GF65_LPe/cmos10lpe_CDS_oa_d1064_11_20160415/models
/YI-SM00030/Hspice/models/design.inc"
.include "INV.pex.netlist"

.option post runlvl=5

xi GND! OUT VDD! IN inv


vdd VDD! GND! 1.2v
vin IN GND! pwl(1ns 0v 0.75ns 1.2v 1.2ns 1.2v 1.275ns 1.2v 6ns 1.2v 6.075ns
0v 10ns 0v 10.075ns 1.2v 15ns 1.2v 15.075ns 0v 18ns 0v 18.075 1.2v 20ns
1.2v)
cout OUT GND! 70f

$transient analysis
.tr 100ps 20ns
$example of parameter sweep, replace numeric value W of pfet with WP in
inlvls.sp
$.tr 100ps 12ns sweep WP 1u 9u 0.5u
```


Minimum EDP:

As we already know that Energy and delay are proportional with respect to width of channel to get the **minimum Energy Delay product**, we tried to reduce the width of the channel as much as possible by changing the width of the channel we have achieved minimum EDP for the inverter design.


Layout:



Schematic:



Waveform:



Extracted Spice Netlist:

```
* File: INV.pex.netlist
* Created: Wed Oct 5 08:37:44 2022
* Program "Calibre xRC"
* Version "v2013.2_18.13"
*
.include "INV.pex.netlist.pex"
.subckt INV GND! OUT VDD! IN
*
* IN IN
* VDD! VDD!
* OUT OUT
* GND! GND!
XD0_noxref N_GND!_D0_noxref_pos N_VDD!_D0_noxref_neg DIODENWX AREA=4.78988e-12
+ PERIM=9.382e-06
XMMN0 N_OUT_MMN0_d N_IN_MMN0_g N_GND!_MMN0_s N_GND!_D0_noxref_pos NFET L=7e-08
+ W=1e-06 AD=3.21e-13 AS=3.09e-13 PD=2.642e-06 PS=2.618e-06 NRD=0.179 NRS=0.161
+ M=1 NF=1 CNR_SWITCH=1 PCCRIT=0 PAR=1 PTWELL=0 SA=3.09e-07 SB=3.21e-07 SD=0
+ PANW1=5.18e-15 PANW2=3.5e-15 PANW3=3.5e-15 PANW4=3.5e-15 PANW5=3.5e-15
+ PANW6=7e-15 PANW7=1.4e-14 PANW8=1.4e-14 PANW9=1.582e-14 PANW10=0
XMMP0 N_OUT_MMP0_d N_IN_MMP0_g N_VDD!_MMP0_s N_VDD!_D0_noxref_neg PFET L=7e-08
+ W=2.001e-06 AD=6.42321e-13 AS=6.18309e-13 PD=4.644e-06 PS=4.62e-06
+ NRD=0.0894553 NRS=0.0804598 M=1 NF=1 CNR_SWITCH=0 PCCRIT=0 PAR=1 PTWELL=1
+ SA=3.09e-07 SB=3.21e-07 SD=0 PANW1=0 PANW2=1.82e-15 PANW3=3.5e-15
+ PANW4=3.5e-15 PANW5=3.5e-15 PANW6=1.11052e-13 PANW7=5.0018e-14
+ PANW8=1.6359e-13 PANW9=5.6e-14 PANW10=8.4e-14
*
.include "INV.pex.netlist.INV.pxi"
```

*

.ends

*

*

Conclusion:

Therefore, inverter with minimum EDP value 2.983×10^{-23} with the area of 6.383m has been successfully designed.