


# GPIO output function

## GPIO output function

1. GPIO pin diagram comparison table
2. Jetson orin super GPIO repair
  1. Busybox modifies registers (taking physical pin 31 as an example)
  2. Change the device tree (taking the change of physical pin 7 as an example)
3. Program effect

## 1. GPIO pin diagram comparison table

GPIO.BOARD 12 pin corresponds to GPIO.BCM 18 pin:



## 2. Jetson orin super GPIO repair

Note: After upgrading to Jetson orin super, most GPIO ports have changed from the original bidirectional (input + output) to input only. Now two solutions are provided to modify GPIO to a bidirectional interface.

### 1. Busybox modifies registers (taking physical pin 31 as an example)

This solution is a temporary solution. After modifying the register configuration, it will become invalid every time it is restarted. If you need to keep it in effect, refer to the second solution.

The documents in the picture can be found in the attachment - jetson gpio, which are all found and downloaded from the official website (software\data\documents\jetson-gpio).

After inquiry, it is found that: physical pin 31 ---- corresponds to GPIO11--- corresponds to SOC\_GPIO33, the corresponding **PADCTL\_G3** address = **PADCTL\_A0** is 0x2430000, and the corresponding SOC\_GPIO33 is 0x2430070 (refer to the following picture)

Sysfs GPIO	Name	Pin	Pin	Name	Sysfs GPIO
Jetson Xavier NX J12 Header					
	<b>3.3 VDC Power</b>	1	2	<b>5.0 VDC Power</b>	
	<b>I2C1_SDA I2C Bus 8</b>	3	4	<b>5.0 VDC Power</b>	
	<b>I2C1_SCL I2C Bus 8</b>	5	6	<b>GND</b>	
148 gpio436	<b>GPIO9</b> <b>AUDIO_MCLK</b>	7	8	<b>UART1_TX</b> <i>/dev/ttymHS0</i>	
	<b>GND</b>	9	10	<b>UART1_RX</b> <i>/dev/ttymHS0</i>	
140 gpio428	<b>UART1_RTS</b>	11	12	<b>I2S0_SCLK</b>	157 gpio445
192 gpio480	<b>SPI1_SCK</b>	13	14	<b>GND</b>	
20 gpio268	<b>GPIO12</b> Alt: PWM	15	16	<b>SPI1_CS1</b>	196 gpio484
	<b>3.3 VDC Power</b>	17	18	<b>SPI1_CS0</b>	195 gpio483
205 gpio493	<b>SPI0_MOSI</b>	19	20	<b>GND</b>	
204 gpio492	<b>SPI0_MISO</b>	21	22	<b>SPI0_MISO</b>	193 gpio481
203 gpio491	<b>SPI0_SCK</b>	23	24	<b>SPI0_CS0</b>	206 gpio494
	<b>GND</b>	25	26	<b>SPI0_CS1</b>	207 gpio495
	<b>I2C0_SDA</b> I2C Bus 1	27	28	<b>I2C0_SCL</b> I2C Bus 1	
133 gpio421	<b>GPIO01</b>	29	30	<b>GND</b>	
134 gpio422	<b>GPIO11</b>	31	32	<b>GPIO07</b> Alt: PWM	136 gpio424
105 gpio393	<b>GPIO13</b> Alt: PWM	33	34	<b>GND</b>	
160 gpio448	<b>I2S0_FS</b>	35	36	<b>UART1_CTS</b>	141 gpio429
194 gpio482	<b>SPI1_MOSI</b>	37	38	<b>I2S0_SDIN</b>	159 gpio447
	<b>GND</b>	39	40	<b>I2S0_SDOUT</b>	158 gpio446

	A	B	C	D	E	F	G	H	I	J
1										
2										
3	Revision 1.04									
4										
5										
6										
7	SODIMM Pin #	Jetson SODIMM Signal Name	Jetson Orin NX and Nano Function	Verilog Ball Name	SOC Ball Name					Pin Muxing
97	118	GP1001	GP1001 (G8)	SOC_GPIO32	GP06	unused_d_SOC_GPIO32	GPIO3.PO_05			
98	216	GP1011	GP1011 (G8)	SOC_GPIO33	GP05	unused_d_SOC_GPIO33	GPIO3.PO_06			
102	203	VART1_RXD	VART1_RXD	VART1_RX	GP70_VART1_RXD_DOUT2_STRAF	unused_d_VART1_RXD	GPIO3.FR_02	VART1_RXD		
103	206	VART1_RXD	VART1_RXD	VART1_RX	GP71_VART1_RXD	unused_d_VART1_RXD	GPIO3.FR_03	VART1_RXD		
104	207	VART1_RTS*	VART1_RTS*	VART1_RTS	GP72_VART1_RTS_N	unused_d_VART1_RTS	GPIO3.FR_04	VART1_RTS		
105	209	VART1_CTS*	VART1_CTS*	VART1_CTS	GP73_VART1_CTS_N	unused_d_VART1_CTS	GPIO3.FR_05	VART1_CTS		
106				EDP1	VDDIO_G					
107	100	DP_AUX_P	DP_AUX_P	DP_AUX_CDH_P	DP_AUX_CDH_P	unused_d_DP_AUX_CDH_P	DP_AUX_CDH_P	IDB8_CLK		
108	98	DP_AUX_N	DP_AUX_N	DP_AUX_CDH_N	DP_AUX_CDH_N	unused_d_DP_AUX_CDH_N	DP_AUX_CDH_N	IDB8_DAT		
109				EDP2	VDDIO_G					
110	96	DP_HPD	DP_HPD	DP_AUX_CDH_HPD	DP74_HPD_N	unused_d_DP_AUX_CDH_HPD	DP100_PWM	DP_AUX_CDH_HPD		
124	218	GP1012	GP1012	SOC_GPIO39	GP88_PWM	unused_d_SOC_GPIO39	DP100_PWM	GP_PWM		
126				G4	VDDIO_I					
127	214	FORCE_RECOVERY*	FORCE_RECOVERY*	SOC_GPIO10	GP101_FORCE_BYN_STRAF	unused_d_SOC_GPIO10	GP102_PWM			
133	206	GP1007	GP1007 (Y8)	SOC_GPIO10	GP113_PWM	unused_d_SOC_GPIO10	GP103_PWM			
135	228	GP1013	GP1013 (Y8)	SOC_GPIO11	GP115	unused_d_SOC_GPIO11	GP104_PWM			
141	114	CAM0_PWD	CAM0_PWD	VART4_CTS	GP121_VART4_CTS_N	unused_d_VART4_CTS	GP105_PWM	VART4_CTS		
142	199	I2C0_SCLK	I2C0_SCLK	SOC_GPIO41	GP122	unused_d_SOC_GPIO41	GP106_PWM	I2C0_SCLK		
143	193	I2C0_DOUT	I2C0_DOUT	SOC_GPIO42	GP123	unused_d_SOC_GPIO42	GP107_PWM	I2C0_SDATA_OUT		
144	195	I2C0_IN	I2C0_IN	SOC_GPIO43	GP124	unused_d_SOC_GPIO43	GP108_PWM	I2C0_SDATA_IN		
145	197	I2C0_RS	I2C0_RS	SOC_GPIO44	GP125	unused_d_SOC_GPIO44	GP109_PWM	I2C0_LCK		
146	232	I2C2_SCL	I2C2_SCL	GEN1_I2C_SCL	GP126_I2C1_CLK	unused_d_GEN1_I2C_SCL	GP110_PWM	I2C1_CLK		
147	234	I2C2_SDN	I2C2_SDN	GEN1_I2C_SDN	GP127_I2C1_DAT	unused_d_GEN1_I2C_SDN	GP111_PWM	I2C1_DAT		
188				G7	VDDIO_N					
189	120	UVM_PINN	UVM_PINN	GENERAL_SPI_N	GENERAL_SPI_N	unused_SPI_N	GENERAL_SPI_N			

Customer Readme Jetson Orin Nano&NX Pinmux DP Jetson Orin Nano&NX Pinmux HDMI +

PDF阅读器

搜索: 翻译: SOC\_GPIO33

正在查找 7952/8783

PADCTL\_G3\_CFG2TMC\_SOC\_GPIO32\_0  
Offset: 0x6c  
Read/Write: R/W  
Parity Protection: Y  
Shadow: N  
SCR Protection: PADCTL\_G3\_SCR\_SCR\_SOC\_GPIO32\_0  
Reset: 0x00000000 (Obxxxx,xxx0,0000,xxx0,0000,xxxx,xxxx,xxxx)

Bit	Reset	Description
24:20	0x0	CFG_CAL_DRVUP
16:12	0x0	CFG_CAL_DRVDN

PADCTL\_G3\_SOC\_GPIO33\_0  
Offset: 0x70  
Read/Write: R/W  
Parity Protection: Y  
Shadow: N  
SCR Protection: PADCTL\_G3\_SCR\_SCR\_SOC\_GPIO33\_0  
Reset: 0x00000474 (Obxxxx,xxxx,xxxx,xxxx,xxxx,xxxx,0x0111,0100)

NVIDIA Orin Series System-on-Chip

DP-10508-002\_v1.2 | Page 6135

Pinmux register address:

## System Components

- Multi-Purpose I/O Pins and Pin Multiplexing (PinMux) Registers
  - G3 PAD Control Registers; Updated note to use Block Name (PADCTL\_A0) to find the Base Address of these registers in the System Address Map
  - UFS PAD Control Registers; Updated note to use Block Name (PADCTL\_A17) to find the Base Address of these registers in the System Address Map
- Design for Debugging (DFD); Updates to FSI TSC section: added FSI\_CSITE\_TSINTP Render Configuration, Connectivity, Calculating Time-Interval Using Timestamps subsections
- Always-On Cluster (AON) and SPE; new chapter

PADCTL_A	0x02430000	0x0244ffff	SYSTEM
PADCTL_A0	0x02430000	0x02430fff	SYSTEM
PADCTL_A2	0x02432000	0x02432fff	SYSTEM
PADCTL_A4	0x02434000	0x02434fff	SYSTEM
PADCTL_A5	0x02435000	0x02435fff	SYSTEM
PADCTL_A6	0x02436000	0x02436fff	SYSTEM
PADCTL_A7	0x02437000	0x02437fff	SYSTEM
PADCTL_A8	0x02438000	0x02438fff	SYSTEM
PADCTL_A11	0x0243b000	0x0243bfff	SYSTEM
PADCTL_A13	0x0243d000	0x0243dff	SYSTEM
PADCTL_A16	0x02440000	0x02440fff	SYSTEM
PADCTL_A17	0x02441000	0x02441fff	SYSTEM
PADCTL_A20	0x02444000	0x02444fff	SYSTEM
PADCTL_A21	0x02445000	0x02445fff	SYSTEM
PADCTL_A24	0x02448000	0x02448fff	SYSTEM
PADCTL_A25	0x02449000	0x02449fff	SYSTEM

- The Offset is 0x70.
- The Pinmux register address is 0x2430070

### 1.1 Install busybox

```
sudo apt install busybox
```

### 1.2 Set the gpio pin to output:

```
sudo busybox devmem 0x02430070 w 0x004
```

### 1.3 Test output

GPIO and BCM comparison table

BCM Coding	Function Name	Physical Pins		Function Name	BCM Coding
	3V3	1	2	5V	
2	SDA	3	4	5V	
3	SCL	5	6	GND	
4	D4	7	8	D14(TXD)	14
	GND	9	10	D15(RXD)	15
17	D17	11	12	D18	18
27	D27	13	14	GND	
22	D22	15	16	D23	23
	3V3	17	18	D24	24
10	D10	19	20	GND	
9	D9	21	22	D25	25
11	D11	23	24	D8	8
	GND	25	26	D7	7
0	D0(ID_SD)	27	28	D1(ID_SC)	1
5	D5	29	30	GND	
6	D6	31	32	D12	12
13	D13	33	34	GND	
19	D19	35	36	D16	16
26	D26	37	38	D20	20
	GND	39	40	D21	21

```
cd ~/jetson-gpio/samples
export JETSON_MODEL_NAME=JETSON_ORIN_NANO
python3 simple_out.py
```

After the setting is completed, refer to the BCM code, change the code in the test case to the corresponding value, and then run the following test case to find the physical pin 31 Switching high and low levels back and forth

## 2. Change the device tree (taking the change of physical pin 7 as an example)

Note: This solution requires a certain understanding of the device tree and is not recommended for novices. After this solution is successful, the set gpio pin will become a bidirectional pin, that is, input + output.

Physical pin 7 corresponds to GPIO 09, corresponds to SOC\_GPIO59, and the corresponding device tree name is soc\_gpio59\_pac6

A	B	C	D	V	W	X	Y	Z	AA	AB	AC	AD
1												
2	Revision 1.04											
3												
4												
5												
6												
7	SODIMM Pin #	Jetson SODIMM Signal Name	Jetson Orin NX and Nano Function	Verilog Ball Name			General					Pad Info
107	100	DPL_AUX_P	DPL_AUX_P	DP_AUX_CD_P	dp_vcc_d0_3	vddio_d0_3						Pad Type
108	98	DPL_AUX_N	DPL_AUX_N	DP_AUX_CD_N	dp_vcc_d0_4	vddio_d0_4						S
109												
110	96	DPL_BPD	DPL_BPD	DP_AUX_CD_BPD	dp_vcc_d0_5_d0_60	vddio_d0_5_d0_60						S
124*	218	GT012	GT012	SOC_GF0039	soc_vci39_m1	vddio_d0_6						S
126*												
127	214	FORCE_RESETIVEN*	FORCE_RESETIVEN*	SOC_GF0013	soc_vci412_p0	vddio_d0_8		res_0		04	04	S
132*	206	GT0107	GT0107 (PMO)	SOC_GF0019	soc_vci419_p0	vddio_d0_8				04	04	S
135*	226	GT0103	GT0103 (PMO)	SOC_GF0021	soc_vci410_p0	vddio_d0_8				04	04	S
141*	114	CAMP_PVNS	CAMP_PVNS	UART4_CTS	uart4_rx1_p0	vddio_d0_8		*vdd138		04	04	S
149*	199	I2SOI_SCLK	I2SOI_SCLK	SOC_GF0041	soc_vci411_p0	vddio_d0_8				04	04	S
144	193	I2SOI_DOUT	I2SOI_DOUT	SOC_GF0040E	soc_vci402_p0	vddio_d0_8				04	04	S
145	195	I2SOI_DIN	I2SOI_DIN	SOC_GF0040S	soc_vci403_p0	vddio_d0_8				04	04	S
147*	197	I2SOI_FS	I2SOI_FS	SOC_GF0044	soc_vci404_p0	vddio_d0_8				04	04	S
146*	232	I2SOI_SCL	I2SOI_SCL	SOC_GF0042L	gen1_i2c_vcl_p13	vddio_d0_8				04	04	S
147*	234	I2SOI_SDH	I2SOI_SDH	SOC_GF0042A	gen1_i2c_dh_p14	vddio_d0_8				04	04	S
188*												
189	100	CAMP_PVNS	CAMP_PVNS	SOC_GF0054	sp15_sd5_p0	vddio_d0_8				SP15	07	S
192*	211	GT0109	GT0109 (AND PMLO)	SOC_GF0056	soc_vci409_w06	vddio_d0_8				07	07	S
204*												S
207*	182	PUB1_CLBDRD*	PUB1_CLBDRD*	PUB1_CLBDRD_S	per_11_iblrcore_p02	vddio_d0_8x_c01		*vdd64		PER_CTL	PER_CTL_A	S
208*	183	PUB1_CLBDRD*	PUB1_CLBDRD*	PUB1_CLBDRD_S	per_11_iblrcore_p03	vddio_d0_8x_c01				PER_CTL	PER_CTL_A	S
213*	180	TCBL2_CLBDRD*	TCBL2_CLBDRD*	TCBL2_CLBDRD_S	per_11_iblrcore_p10	vddio_d0_8x_c01		*vdd65		PER_CTL	PER_CTL_A	S
214*	181	TCBL2_CLTB*	TCBL2_CLTB*	TCBL2_CLTB_S	per_11_iblrcore_p11	vddio_d0_8x_c01				PER_CTL	PER_CTL_A	S
215*	179	HTV_VA9X	HTV_VA9X	HTV_VA9X_S	htv_wdts_a_179	vddio_d0_8x_c01		*vdd141		HTV_CTL	HTV_CTL_A	S
( < > )		Customer-Reader	Jetson Orin Nano&NX Pinmux DP	Jetson Orin Nano&NX Pinmux HDMI	+					1	4	

Put the jetson-orin-gpio-patch-main file in software\data\document\jetson-gpio into jetson orin, open the pin7\_as\_gpio.dts file, and change the circled area to the GPIO pin you need to change

In jetson-orin-gpio-patch Run the following commands respectively

```
dtc -o dtb -o pin7_as_gpio.dtbo pin7_as_gpio.dts #You can change the generated  
file name according to the different GPIO port names  
sudo cp pin7_as_gpio.dtbo /boot  
sudo /opt/nvidia/jetson-io/jetson-io.py
```

===== Jetson Expansion Header Tool =====

Select one of the following:

- Configure Jetson 40pin Header
- Configure Jetson 24pin CSI Connector
- Configure Jetson M.2 Key E Slot
- Exit

===== Jetson Expansion Header Tool =====

```
    3.3V (  1) .. (  2) 5V
    i2c8 (  3) .. (  4) 5V
    i2c8 (  5) .. (  6) GND
    unused (  7) .. (  8) uarta
        GND (  9) .. ( 10) uarta
    unused ( 11) .. ( 12) unused
    unused ( 13) .. ( 14) GND
    unused ( 15) .. ( 16) unused
        3.3V ( 17) .. ( 18) unused
    unused ( 19) .. ( 20) GND
    unused ( 21) .. ( 22) unused
    unused ( 23) .. ( 24) unused
        GND ( 25) .. ( 26) unused
    i2c2 ( 27) .. ( 28) i2c2
    unused ( 29) .. ( 30) GND
    unused ( 31) .. ( 32) unused
    unused ( 33) .. ( 34) GND
    unused ( 35) .. ( 36) unused
    unused ( 37) .. ( 38) unused
        GND ( 39) .. ( 40) unused
```

Jetson 40pin Header:

Configure for compatible hardware

Configure header pins manually

Back █

===== Jetson Expansion Header Tool =====

Select one of the following options:

- Adafruit SPH0645LM4H
- Adafruit UDA1334A
- FE PI Audio V1 and Z V2
- Pin 29 qpio bidirectional**
- ReSpeaker 4 Mic Array
- ReSpeaker 4 Mic Linear Array

Back █

===== Jetson Expansion Header Tool =====

```
3.3V ( 1) .. ( 2) 5V
i2c8 ( 3) .. ( 4) 5V
i2c8 ( 5) .. ( 6) GND
unused ( 7) .. ( 8) uart
    GND ( 9) .. (10) uart
unused (11) .. (12) unused
unused (13) .. (14) GND
unused (15) .. (16) unused
    3.3V (17) .. (18) unused
unused (19) .. (20) GND
unused (21) .. (22) unused
unused (23) .. (24) unused
    GND (25) .. (26) unused
    i2c2 (27) .. (28) i2c2
unused (29) .. (30) GND
unused (31) .. (32) unused
unused (33) .. (34) GND
unused (35) .. (36) unused
unused (37) .. (38) unused
    GND (39) .. (40) unused
```

Jetson 40pin Header:

**Save pin changes**

Discard pin changes

```
===== Jetson Expansion Header Tool ======

Select one of the following:

    Re-configure Jetson 40pin Header
    Configure Jetson 24pin CSI Connector
    Configure Jetson M.2 Key F Slot
    Save and reboot to reconfigure pins Save and reboot to reconfigure pins
    Save and exit without rebooting
    Discard all pin changes
    Exit
```

Start the test:

```
cd ~/jetson-gpio/samples
```

```
export JETSON_MODEL_NAME=JETSON_ORIN_NANO
```

```
python3 simple_out.py
```

After the settings are completed, refer to the BCM code, change the code in the test case to the corresponding value, and then run the following test case, you can find that the physical pin 7 switches back and forth between high and low levels

### 3. Program effect

Use DuPont wire to lead out GPIO.BOARD 6 and GND pins, and use a multimeter to measure the pin voltage change:

**Note: Do not connect incorrectly or cause pin short circuits, as mistakes may cause damage to the motherboard hardware!**

