


# GPIO output function

## GPIO output function

1. GPIO pin diagram comparison table
2. Jetson orin super GPIO repair
  1. Busybox modifies registers (taking physical pin 31 as an example)
  2. Change the device tree (taking the change of physical pin 7 as an example)
3. Program effect

## 1. GPIO pin diagram comparison table

GPIO.BOARD 12 pin corresponds to GPIO.BCM 18 pin:



## 2. Jetson orin super GPIO repair

Note: After upgrading to Jetson orin super, most GPIO ports have changed from the original bidirectional (input + output) to input only. Now two solutions are provided to modify GPIO to a bidirectional interface.

### 1. Busybox modifies registers (taking physical pin 31 as an example)

This solution is a temporary solution. After modifying the register configuration, it will become invalid every time it is restarted. If you need to keep it in effect, refer to the second solution.

The documents in the picture can be found in the attachment - jetson gpio, which are all found and downloaded from the official website (software data\data documents\jetson-gpio).

After inquiry, it is found that: physical pin 31 ---- corresponds to GPIO11--- corresponds to SOC\_GPIO33, the corresponding **PADCTL\_G3** address = **PADCTL\_A0** is 0x2430000, and the corresponding SOC\_GPIO33 is 0x2430070 (refer to the following picture)

Sysfs GPIO	Name	Pin	Pin	Name	Sysfs GPIO
Jetson Xavier NX J12 Header					
	3.3 VDC Power	1	2	5.0 VDC Power	
	I2C1_SDA I2C Bus 8	3	4	5.0 VDC Power	
	I2C1_SCL I2C Bus 8	5	6	GND	
148 gpio436	GPIO9 AUDIO_MCLK	7	8	UART1_TX /dev/ttyTHS0	
	GND	9	10	UART1_RX /dev/ttyTHS0	
140 gpio428	UART1_RTS	11	12	I2S0_SCLK	157 gpio445
192 gpio480	SPI1_SCK	13	14	GND	
20 gpio268	GPIO12 Alt: PWM	15	16	SPI1_CS1	196 gpio484
	3.3 VDC Power	17	18	SPI1_CS0	195 gpio483
205 gpio493	SPI0_MOSI	19	20	GND	
204 gpio492	SPI0_MISO	21	22	SPI1_MISO	193 gpio481
203 gpio491	SPI0_SCK	23	24	SPI0_CS0	206 gpio494
	GND	25	26	SPI0_CS1	207 gpio495
	I2C0_SDA I2C Bus 1	27	28	I2C0_SCL I2C Bus 1	
133 gpio421	GPIO01	29	30	GND	
134 gpio422	GPIO11	31	32	GPIO07 Alt: PWM	136 gpio424
105 gpio393	GPIO13 Alt: PWM	33	34	GND	
160 gpio448	I2S0_FS	35	36	UART1_CTS	141 gpio429
194 gpio482	SPI1_MOSI	37	38	I2S0_SDIN	159 gpio447
	GND	39	40	I2S0_SDOUT	158 gpio446

The image shows a Pinmux register address table and its detailed view in a software tool.

**Pinmux Register Address Table:**

SOC Pin #	Jetson SOC Pin #	Jetson Pin Name	Verilog Ball Name	SOC Ball Name	Pin Muxing
118	QF1001	QF1001 (CLK)	SOC_QF1001	QF1001	Unmuxed
216	QF1011	QF1011 (CLK)	SOC_QF1011	QF1011	Unmuxed
203	UART1_TSD	UART1_TSD	UART1_TSD	QF1011_TSD	Unmuxed
206	UART1_RXD	UART1_RXD	UART1_RXD	QF1011_RXD	Unmuxed
207	UART1_RTS*	UART1_RTS*	UART1_RTS*	QF1011_RTS*	Unmuxed
209	UART1_CTS*	UART1_CTS*	UART1_CTS*	QF1011_CTS*	Unmuxed
100	DP1_AUX_P	DP1_AUX_P	DP1_AUX_P	DP1_AUX_P	Unmuxed
98	DP1_AUX_N	DP1_AUX_N	DP1_AUX_N	DP1_AUX_N	Unmuxed
96	DP1_MPD	DP1_MPD	DP1_MPD	DP1_MPD	Unmuxed
218	QF1012	QF1012	SOC_QF1012	QF1012	Unmuxed
214	POWER_RECOVERY*	POWER_RECOVERY*	SOC_POWER_RECOVERY*	QF1012_POWER_RECOVERY*	Unmuxed
206	QF1007	QF1007 (PWR)	SOC_QF1007	QF1007	Unmuxed
208	QF1013	QF1013 (PWR)	SOC_QF1013	QF1013	Unmuxed
114	CAN0_PVDR	CAN0_PVDR	UART4_CTS	QF1013_UART4_CTS	Unmuxed
199	I2SD_SCL	I2SD_SCL	SOC_I2SD_SCL	QF1013_I2SD_SCL	Unmuxed
193	I2SD_B0MT	I2SD_B0MT	SOC_I2SD_B0MT	QF1013_I2SD_B0MT	Unmuxed
195	I2SD_B1M	I2SD_B1M	SOC_I2SD_B1M	QF1013_I2SD_B1M	Unmuxed
197	I2SD_B2	I2SD_B2	SOC_I2SD_B2	QF1013_I2SD_B2	Unmuxed
232	I2C2_SCL	I2C2_SCL	QF1013_I2C2_SCL	QF1013_I2C2_SCL	Unmuxed
234	I2C2_SDA	I2C2_SDA	QF1013_I2C2_SDA	QF1013_I2C2_SDA	Unmuxed
120	UART1_PVDR	UART1_PVDR	SOC_UART1_PVDR	QF1013_UART1_PVDR	Unmuxed

**Pinmux Register Address Table (Detailed View):**

**PADCTL\_G3\_CFG2TMC\_SOC\_GPIO32\_0**  
 Offset: 0x6c  
 Read/Write: R/W  
 Parity Protection: Y  
 Shadow: N  
 SCR Protection: PADCTL\_G3\_SCR\_SCR\_SOC\_GPIO32\_0  
 Reset: 0x00000000 (0bxxxx,xxx0,0000,xxx0,0000,xxxx,xxxx,xxxx)

Bit	Reset	Description
24:20	0x0	CFG_CAL_DRVUP
16:12	0x0	CFG_CAL_DRVDN

**PADCTL\_G3\_SOC\_GPIO33\_0**  
 Offset: 0x70  
 Read/Write: R/W  
 Parity Protection: Y  
 Shadow: N  
 SCR Protection: PADCTL\_G3\_SCR\_SCR\_SOC\_GPIO33\_0  
 Reset: 0x00000474 (0bxxxx,xxxx,xxxx,xxxx,xxx0,x1x0,0111,0100)

Pinmux register address:

## System Components

- Multi-Purpose I/O Pins and Pin Multiplexing (PinMux) Registers
  - G3 PAD Control Registers; Updated note to use Block Name (PADCTL\_A0) to find the Base Address of these registers in the System Address Map
  - UFS PAD Control Registers; Updated note to use Block Name (PADCTL\_A17) to find the Base Address of these registers in the System Address Map
- Design for Debugging (DFD); Updates to FSI TSC section: added FSI\_CSITE\_TSINTP Render Configuration, Connectivity, Calculating Time-Interval Using Timestamps subsections
- Always-On Cluster (AON) and SPE; new chapter

PADCTL_A	0x02430000	0x0244ffff	SYSTEM
PADCTL_A0	0x02430000	0x02430fff	SYSTEM
PADCTL_A2	0x02432000	0x02432fff	SYSTEM
PADCTL_A4	0x02434000	0x02434fff	SYSTEM
PADCTL_A5	0x02435000	0x02435fff	SYSTEM
PADCTL_A6	0x02436000	0x02436fff	SYSTEM
PADCTL_A7	0x02437000	0x02437fff	SYSTEM
PADCTL_A8	0x02438000	0x02438fff	SYSTEM
PADCTL_A11	0x0243b000	0x0243bfff	SYSTEM
PADCTL_A13	0x0243d000	0x0243dfff	SYSTEM
PADCTL_A16	0x02440000	0x02440fff	SYSTEM
PADCTL_A17	0x02441000	0x02441fff	SYSTEM
PADCTL_A20	0x02444000	0x02444fff	SYSTEM
PADCTL_A21	0x02445000	0x02445fff	SYSTEM
PADCTL_A24	0x02448000	0x02448fff	SYSTEM
PADCTL_A25	0x02449000	0x02449fff	SYSTEM

- The Offset is 0x70.
- The Pinmux register address is 0x2430070

### 1.1 Install busybox

```
sudo apt install busybox
```

### 1.2 Set the gpio pin to output:

```
sudo busybox devmem 0x02430070 w 0x004
```

### 1.3 Test output

GPIO and BCM comparison table

BCM Coding	Function Name	Physical Pins		Function Name	BCM Coding
	3V3	1	2	5V	
2	SDA	3	4	5V	
3	SCL	5	6	GND	
4	D4	7	8	D14(TXD)	14
	GND	9	10	D15(RXD)	15
17	D17	11	12	D18	18
27	D27	13	14	GND	
22	D22	15	16	D23	23
	3V3	17	18	D24	24
10	D10	19	20	GND	
9	D9	21	22	D25	25
11	D11	23	24	D8	8
	GND	25	26	D7	7
0	DO(ID_SD)	27	28	D1(ID_SC)	1
5	D5	29	30	GND	
6	D6	31	32	D12	12
13	D13	33	34	GND	
19	D19	35	36	D16	16
26	D26	37	38	D20	20
	GND	39	40	D21	21

```
cd ~/jetson-gpio/samples
```

```
export JETSON_MODEL_NAME=JETSON_ORIN_NANO
```

```
python3 simple_out.py
```

After the setting is completed, refer to the BCM code, change the code in the test case to the corresponding value, and then run the following test case to find the physical pin 31 Switching high and low levels back and forth

## 2. Change the device tree (taking the change of physical pin 7 as an example)

Note: This solution requires a certain understanding of the device tree and is not recommended for novices. After this solution is successful, the set gpio pin will become a bidirectional pin, that is, input + output.

Physical pin 7 corresponds to GPIO 09, corresponds to SOC\_GPIO59, and the corresponding device tree name is soc\_gpio59\_pac6

	A	B	C	D	V	W	X	Y	Z	AA	AB	AC	AD	
1														
2														
3	Revision 1.04													
4														
5														
6						General					Pad Info			
	SODIMM Pin #	Jetson SODIMM Signal Name	Jetson Orin NX and Nano Function	Verilog Ball Name	Device Tree Pin Name	Power Rail	Wakeup	Strap	CTE	DPB Central	DPD Group	Pad Category	Pad Type	S
107	100	DP1_AIN_P	DP1_AIN_P	DP_AIN_CW_P	dp_wm_cw_p	dp_wm_cw_p						DP_AIN	DRPAD1_LPC_V01B10RNC	N/A
108	98	DP1_AIN_N	DP1_AIN_N	DP_AIN_CW_N	dp_wm_cw_n	dp_wm_cw_n						DP_AIN	DRPAD1_LPC_V01B10RNC	N/A
109				EDP										
110	96	DP1_FPD	DP1_FPD	DP_AIN_CW_FPD	dp_wm_cw_fpd	dp_wm_cw_fpd	wpd01			EDP	EDP	DD	DRPAD1_FPD_V01B10RNC	500
124	218	QF1D12	QF1D12	SVQ_QF1D09	svq_qf1d09	svq_qf1d09				QF_FPD1	EDP	ST	DRPAD1_FPD_V01B10RNC	500
126				G4										
127	214	POWER_RECOVER*	POWER_RECOVER*	SVQ_QF1D13	svq_qf1d13	svq_qf1d13		rom_0		64	64	ST	DRPAD1_FPD_V01B10RNC	500
132	206	QF1D07	QF1D07 (FWD)	SVQ_QF1D19	svq_qf1d19	svq_qf1d19				QF_FPD7	64	ST	DRPAD1_FPD_V01B10RNC	500
135	228	QF1D13	QF1D13 (FWD)	SVQ_QF1D01	svq_qf1d01	svq_qf1d01				QF_FPD5	64	ST	DRPAD1_FPD_V01B10RNC	500
141	114	CAN0_FVDR	CAN0_FVDR	UART4_CTS	uart4_cts	uart4_cts	wpd38			64	64	ST	DRPAD1_FPD_V01B10RNC	500
142	199	I2SD0_SCLM	I2SD0_SCLM	SVQ_QF1D41	svq_qf1d41	svq_qf1d41				64	64	ST	DRPAD1_FPD_V01B10RNC	500
143	195	I2SD0_B0MT	I2SD0_B0MT	SVQ_QF1D42	svq_qf1d42	svq_qf1d42				64	64	ST	DRPAD1_FPD_V01B10RNC	500
144	195	I2SD0_B1B	I2SD0_B1B	SVQ_QF1D43	svq_qf1d43	svq_qf1d43				64	64	ST	DRPAD1_FPD_V01B10RNC	500
145	197	I2SD0_FS	I2SD0_FS	SVQ_QF1D44	svq_qf1d44	svq_qf1d44				64	64	ST	DRPAD1_FPD_V01B10RNC	500
146	232	I2C2_SCL	I2C2_SCL	GEN1_I2C2_SCL	gen1_i2c2_scl	gen1_i2c2_scl				64	64	DD	DRPAD1_FPD_V01B10RNC	500
147	234	I2C2_SDA	I2C2_SDA	GEN1_I2C2_SDA	gen1_i2c2_sda	gen1_i2c2_sda				64	64	DD	DRPAD1_FPD_V01B10RNC	500
188				G7										
189	120	CAN0_FVDR	CAN0_FVDR	SPIS_CLK	spi5_clk	spi5_clk				SPIS	67	ST	DRPAD1_FPD_V01B10RNC	500
195	211	QF1D09	QF1D09 (AND NOT CL)	SVQ_QF1D09	svq_qf1d09	svq_qf1d09				67	67	ST	DRPAD1_FPD_V01B10RNC	500
204				PEX_CTL										
207	192	PCIE0_CLKREQ*	PCIE0_CLKREQ*	PEL_L1_CLKREQ_N	pel_l1_clkreq_n	pel_l1_clkreq_n	wpd64			PEL_CTL	PEL_CTL_A	DD	DRPAD1_FPD_V01B10RNC	500
208	193	PCIE0_RST*	PCIE0_RST*	PEL_L1_RST_N	pel_l1_rst_n	pel_l1_rst_n				PEL_CTL	PEL_CTL_A	DD	DRPAD1_FPD_V01B10RNC	500
213	190	PCIE0_CLKREQ*	PCIE0_CLKREQ*	PEL_L4_CLKREQ_N	pel_l4_clkreq_n	pel_l4_clkreq_n	wpd65			PEL_CTL	PEL_CTL_A	DD	DRPAD1_FPD_V01B10RNC	500
214	191	PCIE0_RST*	PCIE0_RST*	PEL_L4_RST_N	pel_l4_rst_n	pel_l4_rst_n				PEL_CTL	PEL_CTL_A	DD	DRPAD1_FPD_V01B10RNC	500
215	179	PCIE0_WAKE*	PCIE0_WAKE*	PEL_WAKE_N	pel_wake_n	pel_wake_n	wpd61			PEL_CTL	PEL_CTL_A	DD	DRPAD1_FPD_V01B10RNC	500

Put the jetson-orin-gpio-patch-main file in software data\data document\jetson-gpio into jetson orin, open the pin7\_as\_gpio.dts file, and change the circled area to the GPIO pin you need to change

```

#dts-v1;
/plugin/;

/ {
    jetson-header-name = "Jetson 40pin Header";
    overlay-name = "Pin 7 gpio bidirectional";
    compatible = "nvidia,p3768-0000+p3767-0001\nvidia,p3768-0000+p3767-0003\nvidia,p3768-0000+p3767-0004\nvidia,p3768-0000+p3767-0005\nvidia,p3768-0000+p3767-0006\nsuper\nvidia,p3768-0000+p3767-0001\nsuper\nvidia,p3768-0000+p3767-0003\nsuper\nvidia,p3768-0000+p3767-0004\nsuper\nvidia,p3768-0000+p3767-0005\nsuper\nvidia,p3509-0000+p3767-0003\nvidia,p3509-0000+p3767-0004\nvidia,p3509-0000+p3767-0005";

    fragment@0 {
        target = <pinmux>;
        __overlay__ {
            pinctrl-names = "default";
            pinctrl-0 = <&jetson_io_pinmux>;
            jetson_io_pinmux: exp-header-pinmux {
                hdr4 {
                    nvidia,pins = "gpio59_pac0";
                    nvidia,tristate = "buses";
                    nvidia,enable-input = <0x1>;
                    nvidia,pull = <0x0>;
                };
            };
        };
    };
};

```

In jetson-orin-gpio-patch Run the following commands respectively

```

dtc -O dtb -o pin7_as_gpio.dtbo pin7_as_gpio.dts #You can change the generated file name according to the different GPIO port names
sudo cp pin7_as_gpio.dtbo /boot
sudo /opt/nvidia/jetson-io/jetson-io.py

```

===== Jetson Expansion Header Tool =====

Select one of the following:

Configure Jetson 40pin Header

Configure Jetson 24pin CSI Connector

Configure Jetson M.2 Key E Slot

Exit

===== Jetson Expansion Header Tool =====

3.3V	( 1)	..	( 2)	5V
i2c8	( 3)	..	( 4)	5V
i2c8	( 5)	..	( 6)	GND
unused	( 7)	..	( 8)	uarta
GND	( 9)	..	(10)	uarta
unused	(11)	..	(12)	unused
unused	(13)	..	(14)	GND
unused	(15)	..	(16)	unused
3.3V	(17)	..	(18)	unused
unused	(19)	..	(20)	GND
unused	(21)	..	(22)	unused
unused	(23)	..	(24)	unused
GND	(25)	..	(26)	unused
i2c2	(27)	..	(28)	i2c2
unused	(29)	..	(30)	GND
unused	(31)	..	(32)	unused
unused	(33)	..	(34)	GND
unused	(35)	..	(36)	unused
unused	(37)	..	(38)	unused
GND	(39)	..	(40)	unused

Jetson 40pin Header:

Configure for compatible hardware  
Configure header pins manually  
Back



===== Jetson Expansion Header Tool =====

Select one of the following options:

Adafruit SPH0645LM4H

Adafruit UDA1334A

~~FE PI Audio V1 and Z V2~~

Pin 29 gpio bidirectional

ReSpeaker 4 Mic Array

ReSpeaker 4 Mic Linear Array

Back

===== Jetson Expansion Header Tool =====

3.3V	( 1)	..	( 2)	5V
i2c8	( 3)	..	( 4)	5V
i2c8	( 5)	..	( 6)	GND
unused	( 7)	..	( 8)	uarta
GND	( 9)	..	(10)	uarta
unused	(11)	..	(12)	unused
unused	(13)	..	(14)	GND
unused	(15)	..	(16)	unused
3.3V	(17)	..	(18)	unused
unused	(19)	..	(20)	GND
unused	(21)	..	(22)	unused
unused	(23)	..	(24)	unused
GND	(25)	..	(26)	unused
i2c2	(27)	..	(28)	i2c2
unused	(29)	..	(30)	GND
unused	(31)	..	(32)	unused
unused	(33)	..	(34)	GND
unused	(35)	..	(36)	unused
unused	(37)	..	(38)	unused
GND	(39)	..	(40)	unused

Jetson 40pin Header:

=====

```
===== Jetson Expansion Header Tool =====

Select one of the following:
Re-configure Jetson 40pin Header
Configure Jetson 24pin CSI Connector
Configure Jetson M.2 Key E Slot
Save and reboot to reconfigure pins
Save and exit without rebooting
Discard all pin changes
Exit
```

Start the test:

```
cd ~/jetson-gpio/samples
```

```
export JETSON_MODEL_NAME=JETSON_ORIN_NANO
```

```
python3 simple_out.py
```


After the settings are completed, refer to the BCM code, change the code in the test case to the corresponding value, and then run the following test case, you can find that the physical pin 7 switches back and forth between high and low levels

### 3. Program effect

---

Use DuPont wire to lead out GPIO.BOARD 6 and GND pins, and use a multimeter to measure the pin voltage change:

**Note: Do not connect incorrectly or cause pin short circuits, as mistakes may cause damage to the motherboard hardware!**



The screenshot shows a terminal window titled "jetson@yahboom: ~/jetson-gpio/samples" with the following text:

```
jetson@yahboom: $ cd ~/jetson-gpio/samples
jetson@yahboom: ~/jetson-gpio/sample$ export JETSON_MODEL_NAME=JETSON_ORIN_NANO
jetson@yahboom: ~/jetson-gpio/sample$ python3 simple_out.py
Starting demo now! Press CTRL+C to exit
Outputting 1 to pin 12
Outputting 0 to pin 12
Outputting 1 to pin 12
Outputting 0 to pin 12
Outputting 1 to pin 12
Outputting 0 to pin 12
Outputting 1 to pin 12
Outputting 0 to pin 12
Outputting 1 to pin 12
Outputting 0 to pin 12
Outputting 1 to pin 12
Outputting 0 to pin 12
Outputting 1 to pin 12
Outputting 0 to pin 12
Outputting 1 to pin 12
Outputting 0 to pin 12
Outputting 1 to pin 12
```

The terminal window is open on a desktop with a green and black geometric pattern. The desktop has a sidebar on the left with icons for Activities, Terminal, and a search icon. On the right, there are several desktop icons: NVIDIA Jetson Support Forums, L4T-README, Terminal, NVIDIA Jetson Zoo, NVIDIA Jetson Developer Zone, NVIDIA Jetson Community Pro..., and Home. The top status bar shows "Activities", "Terminal", "Jan 10 10:52", and "MAXN".