

Verilog Naming & Formating Guide

1 General Rules

Type	Convention	Example
Case Style	Use <code>lower_snake_case</code> for signals, variables, and ports	<code>data_write</code>
Constants / Parameters / Defines	Use <code>UPPER_SNAKE_CASE</code>	<code>STATE_IDLE</code> , <code>DATA_WIDTH</code> , <code>ADDR_SIZE</code>
Modules	Use lowercase, with underscores for clarity	<code>alu</code> , <code>uart_tx</code> , <code>fifo_ctrl</code>
Files	File name matches module name exactly	<code>alu.v</code> , <code>fifo_ctrl.v</code>
Testbenches	Append <code>_tb.v</code> to the module name	<code>alu_tb.v</code>
Instances	Use short lowercase names that describe the function	<code>alu0</code> , <code>fifo_a</code> , <code>mux_core</code>
Packages / Include Files	Use descriptive lowercase names	<code>defines.vh</code> , <code>params.vh</code>

2 Ports and Signals

Type	Convention	Example
Clocks	Use <code>clk</code> or <code>clk_<domain></code>	<code>clk</code> , <code>clk_core</code> , <code>clk_slow</code>
Resets	<code>rst</code> or <code>rst_n</code> (for active-low)	<code>rst_n</code> , <code>rst_n</code>
Enable Signals	End with <code>_en</code>	<code>wr_en</code> , <code>rd_en</code> , <code>tx_en</code>
Inputs	End with <code>_i</code>	<code>data_i</code> , <code>addr_i</code>
Outputs	End with <code>_o</code>	<code>data_o</code> , <code>ready_o</code>
Active Low Signals	End with <code>_n</code>	<code>reset_n</code> , <code>cs_n</code>

3 Internal Signals / Registers

Type	Convention	Example
Registers	End with <code>_r</code>	<code>count_r</code> , <code>data_r</code>
Wires	End with <code>_w</code>	<code>count_w</code> , <code>next_state_w</code>
State Machines	Prefix with <code>st_</code>	<code>st_idle</code> , <code>st_busy</code> , <code>st_done</code>
Next-state Signals	End with <code>_next</code>	<code>state_next</code> , <code>count_next</code>
Arrays	End with <code>_arr</code>	<code>register_arr</code> , <code>mem_arr</code>
Temporary	End <code>_tmp</code>	<code>sum_tmp</code> , <code>carry_tmp</code>

4 Hierarchical Naming

Type	Convention	Example
Top-level module	Reflects project or subsystem	<code>cpu_top</code> , <code>rca_top</code>

5 Miscellaneous

Category	Convention
Comments	Use <code>//</code> for short comments and <code>/**/</code> for long comments
Include Files	Use <code>.vh</code> for definitions
Macros	Use clear all-caps names

6 Code Formatting and Indentation

Aspect	Convention
Indentation	Use 4 spaces per indentation level . Do not use tabs.
Line Length	Keep lines under 80 characters when possible. Break long statements into multiple lines.

Aspect	Convention
Block Alignment	<p>Align <code>begin</code> and <code>end</code> with the corresponding <code>if</code>, <code>case</code>, <code>for</code>, or <code>always</code> statement.</p> <pre>// Good always @(posedge clk) begin if (enable_i) begin data_r <= data_next; end end // Bad always @(posedge clk) begin if (enable_i) begin data_r <= data_next; end end</pre>
Spacing	<p>Place one space after commas and around operators (e.g., <code>a = b + c;</code>). Do not insert spaces before commas or semicolons.</p>
Braces and Keywords	<p>Write <code>begin</code> and <code>end</code> on separate lines to clearly mark code blocks.</p> <pre>// Good if (enable_i) begin data_r <= data_next; end // Bad if (enable_i) begin data_r <= data_next; end</pre>
Port Lists	<p>Use one port per line in module declarations, aligned vertically for readability. Example:</p> <pre>module alu (input wire [7:0] a_i, input wire [7:0] b_i, output wire [7:0] sum_o);</pre>
Signal Declarations	<p>Group related signals together and order them as: inputs, outputs, internal wires, and registers.</p>

Aspect	Convention
Comment Placement	<p>Place brief comments on the same line for short explanations, or above the code block for longer notes. Example:</p> <pre>// Increment counter on rising clock edge always @(posedge clk) begin count_r <= count_r + 1; end</pre>
Blank Lines	Use blank lines to separate logical sections of code (e.g., declarations, state machines, assignments).
File Header	<p>Each file should begin with a comment header including module name, description, author, and date. Example:</p> <pre> /***** * * Module: alu.v * Project: SimpleCPU * Author: Ahmed Hassan (ahmed.h@example.com) * Author: Lina Omar (lina.o@example.com) * Description: 8-bit Arithmetic Logic Unit * * Change history: * 01/10/25 { Created initial version (Ahmed) * 03/10/25 { Added subtraction and logical ops (Lina) * 10/10/25 { Cleaned up formatting and comments (Ahmed) * *****/ </pre>