
End-to-end privacy masking latency on CPU
Latency distribution
workstation (n=2,000)
Pi 5 Model B Rev 1.0 (n=2,000)
workstation (n=2,000)
Rows
0
200
400
600
800
1000
1200
0
500
1000
1500
2000
2500
3000
Masking latency per row (ms)
Cumulative distribution, with P50 / P95 / P99
Share of rows at or below
0%
20%
40%
60%
80%
100%
workstation P50 47 ms P95 290 ms P99 722 ms
Pi 5 Model B Rev 1.0 P50 53 ms P95 226 ms P99 442 ms
workstation P50 315 ms P95 926 ms P99 1,491 ms
workstation
Pi 5 Model B Rev 1.0
workstation
0
500
1000
1500
2000
2500
3000
Masking latency per row (ms)