


## 2023 Digital IC Design Homework 4

NAME	黃彥承																														
Student ID	N26101185																														
Simulation Result																															
Functional simulation	100	Gate-level simulation	100																												
<pre># ----- SUMMARY ----- # # Congratulations! Layer 0 data have been generated successfully! The result is PASS!! # # Congratulations! Layer 1 data have been generated successfully! The result is PASS!! # # terminate at      87048 cycle # -----</pre>		<pre>----- SUMMARY ----- ----- Congratulations! Layer 0 data have been generated successfully! The result is PASS!! ----- Congratulations! Layer 1 data have been generated successfully! The result is PASS!! ----- terminate at      87048 cycle -----</pre>																													
Synthesis Result																															
Total logic elements	645																														
Total memory bits	0																														
Embedded multiplier 9-bit elements	0																														
Total cycle used	87048																														
<div>Flow Summary</div> <div>&lt;&lt;Filter&gt;&gt;</div> <table><tr><td>Flow Status</td><td>Successful - Wed May 17 20:11:01 2023</td></tr><tr><td>Quartus Prime Version</td><td>20.1.1 Build 720 11/11/2020 SJ Lite Edition</td></tr><tr><td>Revision Name</td><td>ATCONV</td></tr><tr><td>Top-level Entity Name</td><td>ATCONV</td></tr><tr><td>Family</td><td>Cyclone IV E</td></tr><tr><td>Device</td><td>EP4CE55F23A7</td></tr><tr><td>Timing Models</td><td>Final</td></tr><tr><td>Total logic elements</td><td>645 / 55,856 ( 1 % )</td></tr><tr><td>Total registers</td><td>113</td></tr><tr><td>Total pins</td><td>82 / 325 ( 25 % )</td></tr><tr><td>Total virtual pins</td><td>0</td></tr><tr><td>Total memory bits</td><td>0 / 2,396,160 ( 0 % )</td></tr><tr><td>Embedded Multiplier 9-bit elements</td><td>0 / 308 ( 0 % )</td></tr><tr><td>Total PLLs</td><td>0 / 4 ( 0 % )</td></tr></table>				Flow Status	Successful - Wed May 17 20:11:01 2023	Quartus Prime Version	20.1.1 Build 720 11/11/2020 SJ Lite Edition	Revision Name	ATCONV	Top-level Entity Name	ATCONV	Family	Cyclone IV E	Device	EP4CE55F23A7	Timing Models	Final	Total logic elements	645 / 55,856 ( 1 % )	Total registers	113	Total pins	82 / 325 ( 25 % )	Total virtual pins	0	Total memory bits	0 / 2,396,160 ( 0 % )	Embedded Multiplier 9-bit elements	0 / 308 ( 0 % )	Total PLLs	0 / 4 ( 0 % )
Flow Status	Successful - Wed May 17 20:11:01 2023																														
Quartus Prime Version	20.1.1 Build 720 11/11/2020 SJ Lite Edition																														
Revision Name	ATCONV																														
Top-level Entity Name	ATCONV																														
Family	Cyclone IV E																														
Device	EP4CE55F23A7																														
Timing Models	Final																														
Total logic elements	645 / 55,856 ( 1 % )																														
Total registers	113																														
Total pins	82 / 325 ( 25 % )																														
Total virtual pins	0																														
Total memory bits	0 / 2,396,160 ( 0 % )																														
Embedded Multiplier 9-bit elements	0 / 308 ( 0 % )																														
Total PLLs	0 / 4 ( 0 % )																														
Description of your design																															
The proposed work is implemented using a finite state machine (FSM) that is divided into ten states. The state diagram is described below:																															



SET\_FETCH: Sets all parameters' initial value.

FETCH\_FAKE: Updates layer 0 index.

FETCH\_KERNEL\_IDX: Gets 3\*3 kernel's corresponding index.

CAL: Calculates the convolutional value.

STORE\_0: Stores convolutional value to layer 0 according to layer 0 index.

SET\_FETCH\_0: Sets value to get layer 0 value.

FETCH\_0: Gets layer 0 according to layer 0 index.

FIND\_MAX: Finds the maximum value.

STORE\_1: Stores the maximum value to layer 1 according to layer 1 index.

FINISH: Finish by setting the busy signal to 0.

*Scoring = (Total logic elements + Total memory bits + 9\*Embedded multipliers 9-bit elements) X Total cycle used*

**\* Total logic elements must not exceed 1000.**