

數位IC設計



Digital System Design

Combinational Circuit

A combinational circuit consists of logic gates whose outputs at any time are determined <u>directly from the present</u> <u>combination of inputs</u> without regard to previous inputs.



Example – Alarm (1/2)

Assume that four persons might come. Alarm is activated when (1) more than three persons come or (2) the fourth person come together with other persons


```
module four(A, B, C, D, Out);
                                  4'b0110: Out = 0;
input A, B, C, D;
                                  4'b0111: Out = 1;
output Out;
                                  4'b1000: Out = 0;
                                  4'b1001: Out = 1;
reg Out, temp;
                                  4'b1010: Out = 0;
always @(A or B or C or D)
                                  4'b1011: Out = 1;
begin
                                  4'b1100: Out = 0;
 case({A, B, C, D})
                                  4'b1101: Out = 1;
                                  4'b1110: Out = 1;
  4'b0000: Out = 0:
                                  default: Out = 1;
  4'b0001: Out = 0;
                                  endcase
  4'b0010: Out = 0:
                                  end
                                  endmodule
  4'b0011: Out = 1;
  4'b0100: Out = 0:
                      Optimization is done by tools
  4'b0101: Out = 1;
```

Α	В	С	D	Out
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1



Example – Alarm (2/2)

```
module four(A, B, C, D);
input A, B, C, D;
output Out;
wire t1, t2, t3, t4;
and a1(t1, A, D);
and a2(t2, B, D);
and a3(t3, C, D);
and a4(t4, A, B, C);
or o1(Out, t1, t2, t3, t4);
endmodule
```



$$Out = AD + BD + CD + ABC$$

Traditional design method (optimization is done by hand)

not suitable for HDL design

Example - Seven Segment Display

A BCD (Binary-Coded Decimal)-to-seven-segment decoder is a combinational circuit that accepts a decimal digit in BCD and generates the appropriate output for selection of segments in a display indicator used for displaying the decimal digit. The seven outputs of the decoder (a, b, c, d, e, f, g) select the corresponding segments in the display as shown in Fig. (a). The numeric designation chosen to represent the decimal digit is shown in Fig. (b). Design the BCD-to-seven-segment decoder circuit.



(a) Segment designation

(b) Numerical designation for display

Α	В	C	D	а	b	С	d	е	f	g	
0	0	0	0	1	1	1	1	1	1	0	
0	0	0	0	0	1	1	0	0	0	0	



Example – Multiplexer (1/2)

Multiplexer = selector

```
2 to 1 selector
module mux2to1a(a, b, Select, Out);
input a, b, Select;
output Out;
reg Out;
```

Select	Out
1	а
0	b
Х	Х

Out

Out


```
always @(a or b or Select)
begin
if (Select)
Out = a;
else
Out = b;
end

Out Select)
Put all inputs
circuit into the
otherwise ...

Out = b;
```

endmodule

Put all inputs of the combinational circuit into the sensitivity list, otherwise .. error



Select



Example – Multiplexer (2/2)

There are three ways to derive a 2-to-1 multiplexer

```
always @(a or b or Select) | always @(a or b or Select)
 begin
  if (Select)
   Out = a;
  else
   Out = b;
               Method_1
 end
```

```
begin
 Out=b;
 if (Select)
  Out = a;
end
             Method_2
```

```
Method_3
assign Out = Select ? a : b;
```

```
always @(A or B or C or D or S1 or S0)
         begin
          case ({S1, S0})
            2'b00: Out = A;
                                                             M
  4-to-1 2'b01: Out = B;
                                                                           Out
multiplexer 2'b10: Out = C;
            default: Out = D;
          endcase
         end
```



Example – Multi-Bit Multiplexer

```
module multibit2(a, b, Select, Out);
input
        [3:0] a, b;
                                               Select
        Select:
input
                                                        [3:0]
                                                              [3:0]
                                               b[3:0]
                                                                            [3:0] Out[3:0]
                                                                        [3:0]
output [3:0] Out;
                                                        [3:0]
                                                              [3:0]
                                               a[3:0]
wire
        [3:0] Out;
                                                                 Out[3:0]
 assign Out = Select ? a : b;
endmodule
                   Actually four 1-bit 2-to-1 multiplexers are used here
```

8-bit 2-to-1 multiplexer


```
module multibit2(a, b, Select, Out);
parameter width=8;
input [width-1:0] a, b;
input Select;
output [width-1:0] Out;
wire [width-1:0] Out;
Select
```

assign Out = Select ? a : b;

endmodule



Example – Encoder (4 to 2)



	inp	outputs			
A[3]	A[2]	A[1]	Y[1]	Y[0]	
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

```
module
           encoder(A,Y);
           size=4;
parameter
          [size-1:0] A;
input
          [1:0] Y;
output
           [1:0] Y;
reg
always@(A)
 begin
   case(A)
     4'b 0001 : Y=0;
     4'b 0010 : Y=1;
     4'b 0100 : Y=2;
     4'b 1000 : Y=3;
     default: Y=2'b00;
   endcase
 end
endmodule
```




```
module
            encoder (A, Valid, Y);
input
            [3:0] A;
output
           Valid;
output
            [1:0] Y;
reg
            Valid;
            [1:0] Y;
reg
always@(A)
  begin
   Valid=1;
   casex(A)
     4'b 1xxx : Y=3;
     4'b 01xx : Y=2;
     4'b 001x : Y=1;
     4'b 0001 : Y=0;
     default:
       begin Valid=0; Y=2'b00; end
   endcase
 end
endmodule
```

	inp	uts	outputs			
A[3]	A[2]	A[1]	A[0]	Y[1]	Y[0]	Valid
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	Х	0	1	1
0	1	X	Х	1	0	1
1	Х	Х	Х	1	1	1

x: don't care



Example – Decoder (2 to 4)



inp	uts		outputs					
A[1]	A[0]	Y[3]	Y[2]	Y[1]	Y[0]			
0	0	0	0	0	1			
0	1	0	0	1	0			
1	0	0	1	0	0			
1	1	1	0	0	0			

```
module
           decoder(A,Y);
           size=4;
parameter
input
           [1:0] A;
           [size-1:0] Y;
output
           [size-1:0] Y;
reg
always@(A)
 begin
   case(A)
     0:Y = 4'b0001;
     1:Y = 4'b0010;
     2:Y = 4'b0100;
     default:Y = 4'b1000;
   endcase
 end
endmodule
```



Example – Decoder (3 to 6)

	in	put				ou ⁱ	tpu	ts	
Er	n A2	2 A1	A0	Y5	Y4	Y3	3 Y2	2 Y1	Y0
0	Χ	X	Χ	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0	1	0
1	0	1	0	0	0	0	1	0	0
1	0	1	1	0	0	1	0	0	0
1	1	0	0	0	1	0	0	0	0
1	1	0	1	1	0	0	0	0	0
1	1	1	0	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0

```
module decoder3_6_case1(A,En,Y);
input En; input [2:0] A;
output [5:0] Y; reg [5:0] Y;
always@(En or A)
begin
  if(!En)
   Y = 6'b0;
  else
    case(A)
      0:Y = 6'b000001;
      1:Y = 6'b000010;
      2:Y = 6'b000100;
      3:Y = 6'b001000;
      4:Y = 6'b010000;
      5:Y = 6'b100000;
      default:Y = 6'b0;
    endcase
end
endmodule
```



Comparator (1/4)

Combinational comparator

module comparator(A, B, CLK, AGTB,

AEQB, ALTB);

input [7:0] A, B;

output AGTB, AEQB, ALTB;


reg AGTB, AEQB, ALTB;

always @(A or B) begin AGTB = (A > B); AEQB = (A == B);

ALTB = (A < B);


end

endmodule





Comparator (2/4)



module comparator(A, B, CLK, AGTB,

AEQB, ALTB);

parameter size = 8;

input [size-1:0] A, B;

input CLK;

output AGTB, AEQB, ALTB;

reg AGTB, AEQB, ALTB;

always @(posedge CLK)

→<u></u> AGTB (A>B)

comparator → AEQB (A=B)

begin

AGTB = (A > B);


AEQB = (A == B);

ALTB = (A < B);

end

endmodule

Functional simulation without delay






Comparator (3/4)

better Decide the biggest value among A, B, C, and D. Method 1: B always @(A or B or C or D) begin Method_2: (hierarchical tree structure) if(A >= B)always @(A or B or C or D) Out1=A; begin else Method_1 (three stages) if(A >= B)Out1=B; Out1=A; if(Out1 >= C)Out2_2[7:0] else un1 Out2 Out2=Out1; Out1=B; Out_2[7:0] un1 Out [7:0] [7:0] Out[7:0] else if(C >= D)Out2=C; Out[7:0] Out2=C; if(Out2 >= D)else Out=Out2; un1_A Out2=D; else Out_2[7:0] if(Out1 >= Out2)un1_Out [7:0] [7:0] Out[7:0] Out=D; Out=Out1; Out[7:0] end else Method_2 (two stages) Out=Out2; un1 C better end

Out_3[7:0]





m M	MAX+plus II - c:\verilog\powerpoint\comparator\comp4 - [comp4.scf - Waveform Editor] MAX+plus II File Edit View Node Assign Utilities Options Window Help - F									
E	<u>M</u> AX+plus II <u>F</u> ile <u>E</u> d	it <u>V</u> iew <u>N</u>	ode <u>A</u> ssign <u>U</u> tilities <u>O</u> ptions <u>W</u> ind	ow <u>H</u> elp					_ &	
		e p				誤 毘 ②	, P			
B	Ref: 200.0ns		◆ → Time: 212.1ns	Interval: 12	.1ns	Met	thod_2			
Α								_200.0ns		
A ⊛	Name:	_Value: _	40.Ons	80.Ons	120,Ons	160.	Ons	200 Ons	240.0ns	
	a≫ A	T н∞ T	0,1	X	02	X		00		
	ii≫ B	H 00	04	<u> </u>	08	X		00		
	📂 C	H 00	16		32	X		00		
Q	📂 D	H 00	64	X			00			
Ω	ጮ D € Out[70]	HOO	64	X.	- 💢 32	!	XX	00		
Ē					delav					

Arithmetic Logic Unit (1/2)

S4	S3	S2	2 S	1 S() Cin	Operation	Function	Implementation
0	0	0	0	0	0	Y <= A	Transfer A	Arithmetic Unit
0	0	0	0	0	1	Y <= A + 1	Increment A	Arithmetic Unit
0	0	0	0	1	0	Y <= A + B	Addition	Arithmetic Unit
0	0	0	0	1	1	Y <= A + B + 1	Add with carry	Arithmetic Unit
0	0	0	1	0	0	Y <= A + Bbar	A plus 1's complement of B	Arithmetic Unit Arithmetic Unit
0	0	0	1	0	1	Y <= A + Bbar + 1	Subtraction	Arithmetic Unit
0	0	0	1	1	0	Y <= A - 1	Decrement A	Arithmetic Unit
0	0	0	1	1	1	Y <= A	Transfer A	Arithmetic Unit
0	0	1	0	0	0	Y <= A and B	AND	Logic Unit
0	0	1	0	1	0	Y <= A or B	OR	Logic Unit
0	0	1	1	0	0	Y <= A xor B	XOR	Logic Unit
0	0	1	1	1	0	Y <= Abar	Complement A	Logic Unit
0	0	0	0	0	0	Y <= A	Transfer A	Shifter Unit
0	1	0	0	0	0	Y <= shl A	Shift left A	Shifter Unit
1	0	0	0	0	0	Y <= shr A	Shift right A	Shifter Unit
1	1	0	0	0	0	Y <= 0	Transfer 0's	Shifter Unit



Arithmetic Logic Unit (2/2)

```
always@(Sel or A or B or CarryIn)
module alu_case2(Sel,CarryIn,A,B,Y);
                                           begin
input [4:0] Sel;
                                              case({Sel[4:0],CarryIn})
input CarryIn;
                                                 6'b000000 : Y = A:
input [7:0] A,B;
                                                 6'b000001 : Y = A + 1;
output [7:0] Y;
                                                 6'b000010 : Y = A + B;
reg [7:0] Y;
                                                 6'b000011 : Y = A + B + 1;
                                                 6'b000100 : Y = A + !B;
                                                 6'b000101 : Y = A + !B + 1;
                                                 6'b000110 : Y = A - 1;
                                                 6'b000111 : Y = A;
                                                 6'b001000 : Y = A \& B;
                                                 6'b001010 : Y = A \mid B;
                                                 6'b001100 : Y = A ^ B;
                                                 6'b001110 : Y = !A;
                                                 6'b010000 : Y = A << 1;
                                                 6'b100000 : Y = A >> 1;
                                                 6'b110000 : Y = 0;
                                                 default: Y = 8'bX;
                                              endcase
                                           end
```

endmodule



Example for IF (1/4)

 Good style takes advantage of if-else priority to synthesize correct logic

```
Bad
  case (STATE)
    IDLE:
      if(LATE == 1'b1)
           ADDR BUS <= ADDR MAIN;
      else
           ADDR BUS <= ADDR CNTL;
    INTERRUPT:
      if (LATE == 1'b1)
           ADDR BUS <= ADDR MAIN;
      else
           ADDR BUS <= ADDR INT;
       LATE
                             ADDR_BUS
ADDR_MAIN
                  STATE
```

```
Good
if (LATE == 1'b1)
 ADDR_BUS <= ADDR_MAIN;
else
 case (STATE)
   IDLE:
         ADDR BUS <= ADDR CNTL;
   INTERRUPT:
         ADDR_BUS <= ADDR_INT;
ADDR MAIN
                       ADDR BUS
       STATE
```

LATE

Example for IF (2/4)


```
A2:
module style_bad(In_Data, State,
                                                begin
Out_Data, En);
                                                    if(En)
input En;
                                                     Out_Data = In_Data;
input [1:0] State;
                                                    else
                               Bad Style
input [2:0] In_Data;
                                                     Out Data = \ln Data + 1;
output [3:0] Out_Data;
                                               end
          [3:0] Out_Data;
reg
                                            A3:
parameter A1=0, A2=1, A3=2, A4=3;
                                                begin
                                                    if(En)
always @(In_Data or State or En)
                                                     Out Data = In Data;
begin
                                                    else
    case(State)
                                                     Out Data = In Data - 2;
     A1:
                                               end
     begin
                                            A4:
        if(En)
                                                begin
        Out_Data = In_Data;
                                                     if(En)
        else
                                                     Out Data = In Data;
        Out_Data = In_Data - 1;
                                                    else
        end
                                                     Out_Data = In_Data + 2;
                                               end endcase end endmodule
```



Example for IF (3/4)


```
module style_good(In_Data, State, Out_Data, En);
input En;
input [1:0] State;
                                        Good Style
input [2:0] In_Data;
output [3:0] Out_Data;
          [3:0] Out_Data;
reg
parameter A1=0, A2=1, A3=2, A4=3;
                                        case(State)
always @(In_Data or State or En)
                                             A1: Out Data = In Data - 1;
begin
                                             A2: Out Data = In Data + 1;
     if(En)
                                             A3: Out_Data = In_Data - 2;
      Out_Data = In_Data;
                                             A4: Out_Data = In_Data + 2;
     else
                                                  endcase
      begin
                                              end
                                        end
                                        endmodule
```

Example for IF (4/4)



Sequential Circuit (1/2)

A sequential circuit is a system whose outputs at any time are determined <u>from the present combination of inputs and</u> the previous inputs or outputs.



- Sequential components contain memory elements
- The output values of sequential components depend on the input values and the values stored in the memory elements
- Example: Ring counter that starts the answering machine after 4 rings



Sequential Circuit (2/2)

Sequential components can be: asynchronous or synchronous

Asynchronous sequential circuit:

Change their states and outputs whenever a change in inputs occurs

Synchronous sequential circuit:

Change their states and outputs at fixed points of time (specified by clock signal)

Most circuits are synchronous circuits (easy and tool-supportable).

Synchronous storage components store data and perform some simple operations.

Synchronous storage components include:


(1) registers (2) counters

(3) register files (4) memories

(5) queues (6) stacks




Clock Period



- Clock period (measured in micro or nanoseconds) is the time between successive transitions in the same direction (second/cycle)
- Clock frequency (measured in MHz or GHz) is the reciprocal of clock period (cycle/second)
- Clock width is the time interval during which clock is equal to 1
- Duty cycle is the ratio of the clock width and clock period
- Clock signal is active high if the changes occur at the rising edge or during the clock width. Otherwise, it is active low



Latch and Flip-Flop



Latches are level-sensitive since they respond to input changes during clock width. Latches are difficult to work with for this reason.

Flip-Flops respond to input changes only during the change in clock signal (the rising edge or the falling edge).

They are easy to work with though more expensive than latches.

Two basic styles of flip-flops are available:


(1) master-slave (2) edge-triggered



Latches (1/2)

- The most basic types of flip-flops operate with signal levels
 latch
- All FFs are constructed from the latches introduced here
 A FF can maintain a binary state indefinitely until directed

by an input signal to switch states



S	R	Q	Q'	
1	0	1	0	
0	0	1	0	(after $S = 1, R =$
0	1	0	1	
0	0	0	1	(after $S = 0$, $R =$
1	1	0	0	(after $S = 0$, $R =$ (forbidden)


(b) Function table

Two NOR gates


Set→1, Reset→0

4

Latches (2/2)




- more complicated types can be built upon ithe condition should be avoided
- an asynchronous sequential circuit
- (S,R)= (0,0): no operation
 (S,R)=(0,1): reset (Q=0, the clear state)
 (S,R)=(1,0): set (Q=1, the set state)
 (S,R)=(1,1): indeterminate state (Q=Q'=0)
- consider $(S,R) = (1,1) \Rightarrow (0,0)$






SR Latch with Control Input




En=0, no change En=1, enable




The complement output of the previous R'S' latch.

En	S	R	Next state of Q
0 1 1 1 1	X 0 0 1	X 0 1 0	No change No change $Q = 0$; reset state $Q = 1$; set state Indeterminate


(b) Function table



D Latch (Transparent Latch)




- eliminate the undesirable conditions of the indeterminate state in the RS flip-flop
- D: data
- gated D-latch
- D ⇒ Q when En=1; no change when En=0




level triggered (level-sensitive)

Flip-Flops

- A trigger
 - The state of a latch or flip-flop is switched by a change of the control input
- Level triggered latches
- Edge triggered flip-flops



Problem of Latch




- If level-triggered flip-flops are used
 - the feedback path may cause instability problem (since the time interval of logic-1 is too long)
 - multiple transitions might happen during logic-1 level
- Edge-triggered flip-flops
 - the state transition happens only at the edge
 - eliminate the multiple-transition problem

4

Edge-Triggered D Flip-Flop

Two designs to solve the problem of latch:


- a. Master-slave D flip-flop
- b. Edge-trigger D flip-Flop
- Master-slave D flip-flop
 - two separate flip-flops
 - a master latch (positive-level triggered)
 - a slave latch (negative-level triggered)





Master-slave D flip-flop (1/2)


- Two D latches and one inverter (8 gates)
- The circuit samples D input and changes its output Q only at the negative-edge of CLK
- <u>isolate</u> the output of FF from being affected while its input is changing






Master-slave D flip-flop (2/2)

- CP = 1: (S,R) ⇒ (Y,Y'); (Q,Q') holds
- CP = 0: (Y,Y') holds; $(Y,Y') \Rightarrow (Q,Q')$
- (S,R) could not affect (Q,Q') directly
- the state changes coincide with the negative-edge transition of CP








the state changes during a clock-pulse transition

A D-type positive-edge-triggered flip-flop






Clk

Edge-Triggered Flip-Flops (2/2)

```
(S,R) = (0,1): Q = 1 (S,R) = (1,0): Q = 0
```

(S,R) = (1,1): no operation (S,R) = (0,0): should be avoided



If $Clk=0 \rightarrow S=1$ and $R=1 \rightarrow$ no operation. Output Q remains in the present state.

If Clk=1 and $D=0 \rightarrow R=0 \rightarrow Reset$.

Output Q is 0. Then, if D changes to 1,

R remains at 0 and Q is 0.

Then, $Clk=0 \rightarrow S=1$, $R=1 \rightarrow$ no operation (Q=0)

Then, if Clk=1 and $D=1 \rightarrow S=0 \rightarrow Set$.

Output *Q* is 1. (see the blue dot-line flow)

Then, if D changes to 0, S remains at 0 and Q=1;




Positive-Edge-Triggered Flip-Flops

- Summary
 - Clk=0: (S,R) = (1,1), no state change
 - Clk=↑: state change once
 - Clk=1: state holds
 - eliminate the feedback problems in sequential circuits
- All flip-flops must make their transition at the same time

Flip-Flops

- A trigger
 - The state of a latch or flip-flop is switched by a change of the control input
- Level triggered latches
- Edge triggered flip-flops





Setup Time and Hold Time

The setup time


- D input must be maintained at a constant value prior to the application of the positive Clk pulse
- = the propagation delay through gates 4 and 1
- data to the internal latches

The hold time

- D input must not changes after the application of the positive Clk pulse
- = the propagation delay of gate 3 (try to understand)
- clock to the internal latch




Timing Diagram





Positive-Edge vs. Negative-Edge


- The edge-triggered D flip-flops
 - The most economical and efficient
 - Positive-edge and negative-edge




4


Latch vs. Flip-Flop


Level triggered






negative-edge triggered Latch








4

Latch

D-type latch (ignoring delay)

D	G	Q(t+1)
X	0	Q (t)
0	1	0
1	1	1




module p163(G, D, Q);	
input G, D;	
output Q; reg Q;	

always @(D or G) begin if(G)

Q = D;

end endmodule






🥙 /þ163_tb/Q

-No Data-

-No Data-


-No Data-






Flip-Flop (1/2)


D flip-flop



Edge-triggered flip-flop



(a) Logic schematic






Flip-Flop (2/2)

characteristic table

excitation table



S	R	Q(t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	NA

Q(t)	Q(t+1)	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	Χ	0

J	K	Q(t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	Q'(t)

$$Q(next)=JQ'+K'Q$$

Q(t)	Q(t+1)	J	K
0	0	0	X
0	1	1	X
1	0	Χ	1
1	1	Χ	0

D	Q(t+1)
0	0
1	1

Q(t)	Q(t+1)	О
0	0	0
0	1	1
1	0	0
1	1	1

Flip-Flop Inference

D	Q _(t+1)
0	0
1	1

D Flip-flop

module D_FF(Clk, D, Q);

input Clk, D;

output Q;

Reg Q;

always @(posedge Clk)


begin

Q=D;

end

At every positive edge

endmodule of Clk, Q is set as D



module D_FF(Clk, D, Q);

input Clk, D;

output Q;

Reg Q. At every negative edge

of Clk, Q is set as D

Q

always @(negedge Clk)

begin

Q=D;

Q=D,

end .

endmodule

module Toggle (Clk, Q);

Clk -

input Clk;

output Q;

Reg Q;

Toggle Flip-flop

always @(posedge Clk)

begin


 $Q = \sim Q$:

end

JK Flip-Flop

J	K	Q _(t+1)	QB
0	0	Q	Ŷ
0	1	0	1
1	0	1	0
1	1	Q'	Q

JK Flip-flop



```
2'b01:
module JK_FF(Clk, J, K, Q);
                                                   Q=0;
input Clk, J, K;
                                                2'b10:
output Q, Q_Bar;
                                                   Q=1;
reg Q, Q_Bar;
                                                2'b11:
always @(posedge Clk)
                                                   Q = \sim Q;
begin
                                          endcase
 case({J,K})
                                       end
        2'b00:
                                       endmodule
            Q=Q;
```

D Flip-flop with Reset

```
D Flip-flop with asynchronous reset
If Reset changes from 1 to 0,
then reset D flip-flop anyway.
Otherwise, Q=D.
module DFF_AR(Clk, Reset, D, Q);
input Clk, Reset, D;
output Q; reg Q;
always @( posedge Clk or negedge Reset)
begin
   if(!Reset)
                                        Q
      Q=0;
                    Clk -
   else
      Q=D; end
                    Reset-
endmodule
Asynchronous -- Respond immediately!
   D
  Clk
 Reset
   Q
              Treset immediately
```

D Flip-flop with synchronous reset At every positive edge of Clk, if Reset==0, then reset D flip-flop (if Reset==1, then Q=D). module DFF_SR(Clk, Reset, D, Q); input Clk, Reset, D; output Q; reg Q; always @(posedge Clk) begin if(!Reset) Q=0;Reset else Q=D; end; Clk endmodule Clk Reset Q reset here



D Flip-flop with Set

D Flip-flop with asynchronous set

If Set changes from 0 to 1, then set D flip-flop to 1 anyway. Otherwise, Q=D.

```
module DFF_AS(Clk, Set, D, Q);
input Clk, Set, D;
output Q;
reg Q;
```

always @(posedge Clk or posedge Set)
begin
if(Set)

Set

Q=1; else

Q=D;

end endmodule D————Q

D Flip-flop with synchronous set

At every positive edge of Clk, if Set==1, then set D flip-flop to 1 (if Set==0, Q=D).

module DFF_SS(Clk, Set, D, Q); input Clk, Set, D; output Q; reg Q;

Clk -

Q

always @(posedge Clk)
begin
if(Set) Set

Q=1; else Q=D;

end endmodule



D Flip-flop with Set and Reset

```
module DFF_ARS(Clk, Set,
Reset, D, Q);
input Clk, Set, Reset, D;
output Q;
      Q;
reg
always @(posedge Clk or
negedge Reset or posedge Set )
begin
    if(!Reset)
        Q=0:
    else if(Set)
        Q=1;
    else
        Q=D:
end
endmodule
```

```
D Flip-flop with asynchronous Set and asynchronous Reset
```

```
module DFF_SRS(Clk, Set, Reset,
D, Q, QB);
input Clk, Set, Reset, D;
output Q, Q_Bar;
req Q, Q Bar;
always @(posedge Clk)
begin
    if(!Reset)
        Q = 0:
    else if(Set)
        Q=1:
    else
        Q=D;
end
endmodule
```

D Flip-flop with synchronous Set and synchronous Reset



D Flip-flop with Enable or Load

D Flip-flop with synchronous enable

```
module DFF_MAL(Clk, enable, D, Q);
```


```
input Clk, enable;
input [3:0] D;
output [3:0] Q;
reg [3:0] Q;
```

always @(posedge Clk) begin

if(enable) Q = D;

end endmodule

```
If enable==1
Q(new)=D;
If enable==0
Q(new)=Q(old)
```




D Flip-flop with synchronous load

```
module DFF_MSL(Clk, Pre_Load, Load, D, Q);
```

```
input Clk, Pre_Load;
input [3:0] Load, D;
Output [3:0] Q;
reg [3:0] Q;
```

```
always @(posedge Clk)
begin
if(Pre_Load)
Q = Load;
else
Q = D;
```

end





Registers


```
module DFF_MAL(Clk, enable, D, Q);

input Clk, enable;
input [3:0] D;
output [3:0] Q;
```

always @(posedge Clk)
begin
if (enable)
Q = D;
end

reg [3:0] Q;

endmodule




4-bit register = 4 flip-flops



Watch Out for Unintentional Latches (1/6)

```
module latch_if1(en,A,out);
         input en, A;
         output out;
         reg out;
         always @(en)
         begin
               if(en)
                out = A;
         end
      endmodule
                           □ out
If en == 1 out = A
else out (new) = out (old)
```

```
module latch_4(en, preset, A, B);
   input en, preset, A;
   output B;
   reg B;
   always @(en or preset or A)
   begin
        if(preset)
                 B = 1;
        else if(en)
                 B = A;
   end
```



Watch Out for Unintentional Latches (2/6)

Module Latch(In, Enable, Out); input Enable; input [3:0] In; output [3:0] Out;

always @(In or Enable)

begin


if(Enable)

Out=In;

end

endmodule

If Enable ==1
Out (new) = In
If Enable==0
Out (new) = Out (old)



Module Latch(In, Enable, Out);
input Enable;
Input [3:0] In;
Out=0;
output [3:0] Out;
if(Enable)
Out=In;
always @(In or Enable)


begin No latch inference if(Enable)

Out=In;

else

Out=0;


end



Watch Out for Unintentional Latches (3/6)

Watch Out for Unintentional Latches

- Completely specify all clauses for every case and if statement
- Completely specify all output for every clause of each
 case or if statement
- Fail to do so will cause latches or flip-flops to be synthesized




Watch Out for Unintentional Latches (4/6)


```
module code3(Sel , A , B1, B2);
input Sel, [1:0]A;
output [1:0] B1, B2; reg [1:0] B1,B2;
always @ (Sel or A)
if(Sel)

if(A == 1)
begin B1 = 0; B2 = 0; end
else
begin B1 = 1; B2 = 1; end
else
begin B1 = 2; B2 = 2; end
endmodule
```


```
module code4(Sel , A , B1, B2);
input Sel, input [1:0]A;
output [1:0] B1, B2; reg [1:0] B1, B2;
always @ (Sel or A)
if(Sel)

if(A == 1)
begin B1 = 0; B2 = 0; end
else
begin B1 = 1; end
else
begin B1 = 2; B2 = 2; end
endmodule
```






Watch Out for Unintentional Latches (5/6)



-

Watch Out for Unintentional Latches (6/6)



4

Blocking vs. Non-Blocking (1/10)

- Blocking assignment (=) are order sensitive
- Non-Blocking assignment (<=) are order independent

Blocking assignment

Non-Blocking assignment

Initial

```
Initial begin

a=#12 1;
b=#3 0;
c=#2 3;
end
```

```
begin
             Time-unit
 d<=#12 1:
                0
                       X
                                 X
                                        X
                                        3
                                 X
 e<=#3
                3
                                        3
                       X
                           X
                              X X
f<=#2 3;
                 12
                                        3
                           X
end
                                        3
                 15
                                        3
                 17
```



Blocking vs. Non-Blocking (2/10)

Blocking assignment

```
Initial begin begin

... ... ... ... ... ... ... A=1; B=0; ... B=0; ... ... ... ... ... ... B=A; // A=1 is used B=A; // A=0 is used A=B; // B=1 is used
```

Non-Blocking assignment

```
Initial begin begin ...

A=1; A=1; B=0; B=0; ...

A<=B; // B=0 is used B<=A; // A=1 is used A<=B; // B=0 is used
```



Blocking vs. Non-Blocking (3/10)

Blocking assignment

Non-Blocking assignment

```
module test_n(clk, a, b, c, out);
module test_n(clk, a, b, c, out);
                                       input clk, a, b, c;
input clk, a, b, c;
                                       output out;
output out;
                                       reg t1, t2;
reg t1, t2;
                                       reg out;
reg out;
                                       always @(posedge clk)
always @(posedge clk)
                                       begin
begin
                                        t1 \le a\&b;
t1 = a\&b;
                                        t2 <= t1&c; assigned immediately
            assigned in order
t2 = t1&c;
                                        out <= t1 \& t2;
                                   3
out = t1 \& t2;
                                       end
end
              Blocking assignment
                                                        Non-blocking assignment
                                       endmodule
endmodule
```

4

Blocking vs. Non-Blocking (4/10)

```
module test_n(a, b, c, d, t1, t2, out);
module test_n(a, b, c, d, t1, t2, out);
                                           input a, b, c, d;
input a, b, c, d;
                                           output out, t1, t2;
output out, t1, t2;
                                           reg t1, t2, out;
reg t1, t2, out;
                                           always @(a or b or c or d)
always @(a or b or c or d)
                                           begin
begin
         t1 = a&b; Combinational
                                                                 Combinational
                                                    t1 <= a\&b;
                                                    t2 \le c \mid d;
                                                                        circuit
         t2 = c | d;
                          circuit
                                                    out <= t1 \& t2;
         out = t1 \& t2;
                                           end
end
                                           endmodule
endmodule
                                   Automatic
                                   optimization (DC)
```

Blocking vs. Non-Blocking (5/10)

Blocking assignment

```
module test_n(clk, a, b, c, out);
input clk, a, b, c;
output out;
reg t1, t2;
reg out;
always @(posedge clk)
begin
```


$$t1 = a\&b$$

$$t2 = t1&c$$

2

out =
$$t1 \& t2$$
; (3)


end endmodule



Non-blocking assignment

```
module test_n(clk, a, b, c, out);
input clk, a, b, c; output out;
reg t1, t2; reg out;
always @(posedge clk)
begin
                   (1)
 t1 \le a\&b:
 t2 \le t1&c;
                      // old t1 is used
  out <= t1 \& t2;
                      // old t1 and t2
                         are used
end
endmodule
```

Three flip-flops are inferred



Blocking vs. Non-Blocking (6/10)

Blocking assignment

module test_n(clk, a, b, c, out); input clk, a, b, c; output out; reg t1, t2; reg out; always @(posedge clk) begin


t1 = a&b:

t2 = t1&c;

out = t1 & t2;

(3)

end endmodule



Blocking assignment

module test_n(clk, a, b, c, t1, t2, out); input clk, a, b, c; output out, t1, t2; reg t1, t2;reg out;

always @(posedge clk)

begin

t1 = a&b;


t2 = t1&c;

(2) // new t1 is used

out = t1 & t2; (3) // new t1 and t2

end

are used



-

Blocking vs. Non-Blocking (7/10)

Blocking assignment

```
module rtl_1(clk, data, regb);
input data, clk;
output regb;
reg rega, regb;
```


always @(posedge clk) begin

rega = data; 1

regb = rega; (2)

end


endmodule



Non-blocking assignment

```
module rtl(clk, data, regc, regd);
input data, clk;
output regc, regd;
reg regc, regd;

always @(posedge clk)
begin
regc <= data;
regd <= regc;
1 // old regc is used end
```





Blocking vs. Non-Blocking (8/10)

Blocking assignment

module rtl_1(clk, data, regb); input data, clk; output regb; reg rega, regb;

always @(posedge clk) begin

rega = data; 1

regb = rega; (2)

end

endmodule

data clk regb


Blocking assignment

module rtl_1(clk, data, regb); input data, clk; output regb; reg rega, regb; always @(posedge clk) begin

regb = rega; 1

rega = data; (2)

end




4

Blocking vs. Non-Blocking (9/10)

Blocking assignment

endmodule


One flip-flop is inferred



Blocking assignment

endmodule

Two flip-flops are inferred





Blocking vs. Non-Blocking (10/10)

```
module latch_if2(en, A, B, C, out);
   input en, A, B, C;
                                      en
   output out;
                                               One latch is inferred
   reg K, out;
                                             module latch_if3(en,A,B,C,out);
   always @(en or A or B or C)
                                             input en, A, B, C;
   if(en)
                                             output out;
   begin
                                             reg K, out;
        K \le !(A\&B);
        out \leq !(K|C);
                                             always @(en or A or B or C)
   end
                                             if(en)
endmodule
                                              begin
                 Two latches are inferred
                                                K = !(A&B);
                                                out =!(K|C);
                                              end
                                      -> out
                                             endmodule
```



Combinational Shifter (1/2)

```
module SHIFTER (Sel, A,Y);
input [1:0]Sel;
input [5:0]A;
output [5:0]Y;
reg [5:0]Y;
always@(Sel or A)
begin
 case(Sel)
        0: Y = A;
        1: Y=A<<1;
        2: Y=A>>1;
  default: Y=6'b0;
 endcase
end
endmodule
```

Sel	Operation	Function
0	Y←A	no shift
1	Y← shl A	shift left
2	Y← shr A	shift right
3	Y ← 0	zero
		outputs

Combinational Shifter (2/2)

module SHIFTER_SHIFTINOUT

```
(Sel,ShiftLeftIn,ShiftRightIn,A,ShiftLeftOut,ShiftRightOut,Y);
```

```
input [1:0]Sel;
input ShiftLeftIn, ShiftRightIn;
input [5:0]A; output [5:0]Y;
output ShiftLeftOut,ShiftRightOut;
reg ShiftLeftOut,ShiftRightOut;
reg [5:0]Y; reg [7:0]A_Wide, Y_Wide;
```

Sel	Operation	Function
0	Y←A ShiftLeftOut←0 ShiftRightOut←0	no shift
1	Y← shl A ShiftLeftOut←A[5] ShiftRightOut←0	shift left
2	Y← shr A ShiftLeftOut←0 ShiftRightOut←A[0]	shift right
3	Y← 0 ShiftLeftOut←0 ShiftRightOut←0	zero outputs


```
always@(Sel or ShiftLeftIn or
ShiftRightIn or A)
begin
   A Wide={ShiftLeftIn,A,ShiftRightIn};
   case(Sel)
         0: Y \text{ Wide} = A \text{ Wide};
          1: Y Wide = A Wide <<1;
          2: Y Wide = A Wide>>1;
          3: Y Wide = 8'b0;
   endcase
      ShiftLeftOut = Y_Wide[7];
      Y = Y \text{ Wide}[6:1];
      ShiftRightOut = Y Wide[0];
end
endmodule
```

SISO Shifter (1/4)

```
module SISO_SR(clk, Clear, SI, SO);
                                      sequential shifter
     clk, Clear, SI;
input
output SO;
                                   serial in serial out
        [3:0] Reg4;
reg
always @(posedge clk or posedge Clear)
 begin
  if (Clear)
   Reg4 = 4'b0;
                                    Reg4[0]
                                                    Reg4[2]
                                            Reg4[1]
                                                            Reg4[3]
  else begin
                          SI
                                                                   SO
                                           D
                                                   D
                                   D
   Reg4[3] = Reg4[2];
                           clk
   Reg4[2] = Reg4[1];
   Reg4[1] = Reg4[0];
                         Clear
   Reg4[0] = SI;
      end
 end
 assign SO = Reg4[3];
endmodule
```



SISO Shifter (2/4)





SISO Shifter (3/4)

```
module SISO_SR(clk, Clear, SI, SO);
input clk, Clear, SI;
output SO;
        [3:0] Reg4;
reg
always @(posedge clk or posedge Clear)
 begin: for_Local
  integer i;
                                  Reg4[3] = Reg4[2];
Reg4[2] = Reg4[1];
  if (Clear)
   Reg4 = 4'b0;
                                 Reg4[1] = Reg4[0];
  else begin
  for (i = 3; i >= 1; i = i - 1)
                                   Reg4[0] = SI;
   Reg4[i] = Reg4[i-1];
   Reg4[0] = SI;
       end
 end
 assign SO = Reg4[3];
endmodule
```

4

SISO Shifter (4/4)

```
module SISO_SR (clk, Clear, SI, SO);
input clk, Clear, SI;
output SO;
reg [3:0] Reg4;
always @(posedge clk or posedge Clear)
 begin
  if (Clear)
   Reg4 = 4'b0;
  else begin
   Reg4=Reg4<<1;
   Reg4[0] = SI;
       end
 end
 assign SO = Reg4[3];
endmodule
```





SIPO Shifter (1/2)

```
module SIPO__SR(clk, Clear, SI, Data_Out);
      clk, Clear, SI;
input
output [3:0] Data_Out;
                              serial in parallel out
       [3:0] Data_Out;
reg
always @(posedge clk or posedge Clear)
 begin
  if (Clear)
   Data_Out = 4'b0;
  else
  begin
   Data_Out = Data_Out << 1;
   Data_Out[0] = SI;
  end
 end
endmodule
```



SIPO Shifter (2/2)








PISO (1/2)


parallel in serial out

```
module PISO__SR (clk, Clear, Load, Data_In, SO);
           clk, Clear, Load;
input
                                           if (Clear)
input
      [3:0] Data_In;
                                               Reg4 = 4'b0;
           SO:
output
                                              else
          SO;
reg
      [3:0] Reg4;
reg
                                               if(Load)
                                                Reg4 = Data_In;
 always @(posedge clk)
                                               else begin
 begin: for_Local
                                                     SO = Reg4[3];
integer i;
                                                     for (i = 3; i >= 1; i = i - 1)
                                                       Reg4[i] = Reg4[i-1];
                                                     Reg4[0] = 0;
                                                   end
                                              end
                                             endmodule
```

PISO (2/2)



If Load=1, Data_In=13





endmodule

PIPO

```
module PIPO__SR (clk, Clear, Load, Data_In, Data_Out);
      clk, Clear, Load;
input
input [3:0] Data_In; output [3:0] Data_Out;
      [3:0] Data_Out;
reg
                                   parallel in parallel out
 always @(posedge clk)
                     🖶 wave - default
 begin
                     <u>File Edit View Insert Format Tools Window</u>
  if (Clear)
                     Data_Out = 4'b0;
                        /tb/m/clk
  else
                         /tb/m/Clear
                        /tb/m/Load
  begin
                        /tb/m/Data In
                        /tb/m/Data_Out
   if(Load)
    Data_Out = Data_In;
                                      Bad load !! Be Careful
  end
 end
                         Data_In must be ready before posedge
```


Synchronous/Asynchronous Counter

Synchronous counter:

All flip-flops in a synchronous counter receive the same clock pulse and so change state simultaneously.


Asynchronous (Ripple) counter:

Flip-flops transitions ripple through from one flip-flop to the next in sequence until all flip-flops reach a new stable value (state). Each single flip-flop stage divides the frequency of its input signal by two.




Counter Implementation

Synchronous counter



C(new)
001
010
011
111
000

Asynchronous counter





Synchronous Counter(1/6)


```
module Counter1(Reset, Enable,
   clk, Out);
          Reset, Enable, clk;
input
output [2:0] Out;
       [2:0] Out;
reg
 always @(posedge clk)
 begin
  if(Reset)
  begin
   Out = 3'b0;
  end
  else
```

```
if(Enable == 1'b1)
 begin
                        What happens
    if(Out == 3'd7)
                        if Out== 3'd5 ??
       Out = 3'b0;
    else
       Out = Out + 1'b1;
 end
 end
endmodule
                                    Out
```

```
Reset=1 Out=000
Reset=0, Enable==1, Out=0 \rightarrow1\rightarrow2\rightarrow3\rightarrow4\rightarrow5\rightarrow6\rightarrow7\rightarrow0\rightarrow1\rightarrow.....
```



Synchronous Counter(2/6)




Enable is active only when Reset is low. Then, the counter will begin count up.


Synchronous Counter (3/6)

```
module Counter2 (clk, Reset, Load, Enable, Data_In, Out);
          clk, Reset, Load, Enable;
input
input [7:0] Data_In;
output [7:0] Out;
reg [7:0] Out;
 always @ (posedge clk)
 begin
                                             Out=00000000
                        Reset=1
  if (Reset)
                        Reset=0, Load=1, Out=Data_In
   Out = 0;
                        Enable==1, Out=x \rightarrow x+1 \rightarrow .... \rightarrow 255 \rightarrow 0
  else
                                          →1→.....→255→0→...
     if (Load)
       Out = Data_In;
                        Out(old) -
     else
       if (Enable)
        Out = Out + 1;
                                  Enable
end
                                          Load
endmodule
```



Synchronous Counter(4/6)






Enable is active only when Load is low. Then, the counter will begin count up.

Synchronous Counter(5/6)

```
module Counter6 (clk, Reset, Load, Enable, Up_Down, Data_In,
  Out);
         clk, Reset, Load, Enable, Up_Down;
input
input [7:0] Data_In;
output [7:0] Out;
reg [7:0] Out;
                                    if (Up_Down)
                                           Out = Out + 1;
 always @ (posedge clk)
                                          else
 begin
                                           Out = Out - 1;
  if (Reset)
   Out = 0;
                                        end
  else
                                     end
   if (Load)
                                    endmodule
    Out = Data_In;
   else
                                   If down-by-two
    if (Enable)
    begin
                                   Out=Out-2;
```



Synchronous Counter(6/6)



Both Load and Up_Down are not set properly.


4

Asynchronous Counter(1/8)


```
module FreqMod2 (Reset, clk_In, clk_Mod2_Out);
                                                     Each single flip-flop stage divides the
      Reset, clk_In; output clk_Mod2_Out;
      clk_Mod2_Out; wire Not_clk_Mod2_Out; frequency of its input signal by two.
reg
assign Not_clk_Mod2_Out = !clk_Mod2_Out;
always @(posedge Reset or posedge clk_In)
 begin
  if (Reset) clk Mod2 Out = 0;
                                                                              Clock Mod2 Out
             clk_Mod2_Out = Not_clk_Mod2_Out;
  else
                                                                    R
 end
                                                  Reset
                                                             Clock_Mod2_Out
endmodule
 🖶 wave - default
          <u>V</u>iew <u>I</u>nsert F<u>o</u>rmat <u>T</u>ools
                                      Window
 🚅 🔛 🚳 | X 🗈 🕮 | 🖳 📐 🔀 🛨 🛨 | 💽 👊 | 🔍 🔍 🔍 👫 | II | II | II | II | II | II
        /tb/Reset
        /tb/clk
        /tb/Clock_Mod2_Out
        /tb/m/Reset
        /tb/m/clk
        /tb/m/Clock_Mod2_Out
        /tb/m/Not Clock Mod2 Out
```




```
always@(posedge div4 or
  Divide by 16 clock divider using an
                                                  negedge reset)
                                                       if(!reset)
  asynchronous (ripple) counter
                                                               div8=0;
  frequency divider
                           Count-down counter
                                                       else
                                                               div8=!div8;
module CNT_ASYNC_CLK_DIV16(clk,reset,Y);
                                               always@(posedge div8 or
   input clk,reset; output Y;
                                                  negedge reset)
   reg div2,div4,div8,div16, Y;
                                                       if(!reset)
   always@(posedge clk or negedge reset)
                                                               div16=0;
        if(!reset)
                                                       else
                div2=0;
                                                               div16=!div16;
        else
                                               always@(posedge clk or
                div2=!div2;
                                                  negedge reset)
   always@(posedge div2 or negedge reset)
                                                       if(!reset)
        if(!reset)
                                                               Y=0:
                div4=0;
                                                       else
        else
                                                               Y=div16;
                div4=!div4;
                                               endmodule
```



Asynchronous Counter(3/8)



Count-down counter $15 \rightarrow 14 \rightarrow 13 \rightarrow \dots 1 \rightarrow 0 \rightarrow 15 \rightarrow 14 \rightarrow \dots$






Asynchronous Counter(4/8)

Count-up counter


```
module DIV16(clk,reset,Y);
input clk,reset; output Y;
reg div2, div4, div8, div16, Y;
always@(posedge clk or negedge reset)
     if(!reset)
             div2=0;
     else
             div2=!div2;
 assign div2_b=!div2;
always@(posedge div2_b or negedge reset)
     if(!reset)
             div4=0:
     else
             div4=!div4;
 assign div4_b=!div4;
```

```
always@(posedge div4_b or
 negedge reset)
     if(!reset)
             div8=0:
             div8=!div8;
     else
    assign div8_b=!div8;
always@(posedge div8_b or
 negedge reset)
     if(!reset)
             div16=0;
     else
             div16=!div16;
always@(posedge clk or
  negedge reset)
     if(!reset)
             Y=0;
     else
             Y=div16:
endmodule
```

Asynchronous Counter(5/8)



Count-up counter $0 \rightarrow 1 \rightarrow 2 \rightarrow \dots 15 \rightarrow 0 \rightarrow 1 \rightarrow 2 \rightarrow \dots$





Asynchronous Counter(6/8)

Divide by 13 clock divider using an asynchronous (ripple) counter

```
module CNT_ASYNC_CLK_DIV13(clk,reset,Y);
   input clk,reset; output Y;
   reg div2,div4,div8,div16,Y;
   wire div2_b,div4_b,div8_b,div16_b,clear;
always@(posedge clk or negedge reset
     or posedge clear)
        if(!reset)
                 div2=0:
        else if(clear)
                 div2=0;
        else
                 div2=!div2;
   assign div2_b=!div2;
```

```
always@(posedge div2 or negedge
         reset or posedge clear)
   if(!reset)
            div4=0:
   else if(clear)
            div4=0;
   else
            div4=!div4:
assign div4 b =!div4;
always@(posedge div4 or negedge
         reset or posedge clear)
   if(!reset)
            div8=0;
   else if(clear)
            div8=0;
   else
            div8=!div8;
assign div8 b=!div8; ....
```

4

/tb/u_mod/div8_b /tb/u_mod/div16_b


Asynchronous Counter(7/8)

```
always@(div16_b or div8_b
    always@(posedge clk or negedge reset)
                                                                or div4_b or div2_b)
      if(!reset)
                                                            begin
       Y=0;
                                                            if(({div16_b, div8_b,
      else if(\{div16\_b,div8\_b,div4\_b,div2\_b\}==11)
                                                                div4_b, div2_b==12))
       Y=1;
                                                            clear=1:
      else
                                                            else
       Y=0;
                                                            clear=0;
  end
                                                            end
wave - default
 Edit View Insert Format Tools Window
                  /tb/u_mod/clk
   /tb/u_mod/reset
   /tb/u_mod/clear
   /tb/u_mod/Y
   /tb/counter
   /tb/u_mod/div2
   /tb/u_mod/div4
   /tb/u_mod/div8
   /tb/u_mod/div16
   /tb/u_mod/div2_b
   /tb/u_mod/div4_b
```




Asynchronous Counter(8/8)

Divide by 16



Divide by 13







Loop Problem (1/2)

assign a=a+c;

always @(posedge clk) a=a+c;





Error!


Good!


Why?




Loop Problem (2/2)

```
module adder1(c,a);
input c;
output a;
assign a=a+c;
endmodule
```





module adder2(c,b,a);
input c,b;
output a; reg a;
always@(a or c or b)
begin
a=b;
a=a+c;
end
endmodule



OK!



Example of blocking and for (1/3)

```
PA[3]<=PA[2];PA[2]<=PA[1];PA[1]<=PA[0];
module test3(Clock, Data, YA, YB);
                                     PA[0]<=Data; YA[0]<=PA[0]; YA[1]<=PA[1];
input Clock, Data;
                                     YA[2]<=PA[2]; YA[3]<=PA[3];
output [3:0] YA;
reg [3:0] YA; reg [3:0] PA;
                                     PA[0]
                                                PA[1]
                                                         PA[2]
                                                                  PA[3]
integer N;
                       DATA -
                      CLOCK CLOCK
 always @(posedge Clock)
 begin
  for(N=3; N>=1; N=N-1)
   PA[N] \leftarrow PA[N-1];
 PA[0] <= Data;
 YA <= PA;
 end
endmodule
```



Example of blocking and for (2/3)

```
module test1(Clock, Data, YA, YB);
                        PA[1]=PA[0];
input Clock, Data;
                        PA[2]=PA[1];
output [3:0] YA;
reg [3:0] YA, PA;
                        PA[3]=PA[2];
integer N;
                        PA[0]=Data;
 always@(posedge Clock)
                                            PA[0]
 begin
                               DATA D
  for( N=1 ; N<=3 ; N=N+1)
                              CLOCK -
   PA[N] = PA[N-1];
                        YA[0]=PA[0]
   PA[0] = Data;
                         YA[1]=PA[1]
   YA = PA;
                        YA[2]=PA[2]
 end
                         YA[3]=PA[3]
endmodule
```



Example of blocking and for (3/3)

```
PA[2]
                                                         PA[1]
                                                 PA[0]
module test2(Clock, Data, YA, YB);
                                     DATA -
                                     CLOCK -
input Clock, Data;
output [3:0] YA;
                             PA[3]=PA[2];
reg [3:0] YA, PA;
                             PA[2]=PA[1];
integer N;
                             PA[1]=PA[0];
 always@(posedge Clock)
 begin
                             PA[0]=Data;
   for(N=3; N>=1; N=N-1)
    PA[N] = PA[N-1];
                             YA[0]=PA[0]
    PA[0] = Data;
                             YA[1]=PA[1]
    YA = PA;
                             YA[2]=PA[2]
 end
                             YA[3]=PA[3]
endmodule
```