




2023 Digital IC Design Homework 3

NAME	黃彥承		
Student ID	N26101185		
Simulation Result			
Functional simulation	100	Gate-level simulation	100
			
Synthesis Result			
Total logic elements		465	
Total memory bits		0	
Embedded multiplier 9-bit elements		1	
Total cycle used		2221	
Clock width		40 ns	
<div style="background-color: #007bff; color: white; padding: 5px; font-weight: bold;">Flow Summary</div> <div style="background-color: #f0f0f0; padding: 5px;"> <p>Flow Status: Successful - Sun Apr 23 21:41:30 2023</p> <p>Quartus Prime Version: 20.1.1 Build 720 11/11/2020 SJ Lite Edition</p> <p>Revision Name: AEC</p> <p>Top-level Entity Name: AEC</p> <p>Family: Cyclone IV E</p> <p>Device: EP4CE55F23A7</p> <p>Timing Models: Final</p> <p>Total logic elements: 465 / 55,856 (< 1 %)</p> <p>Total registers: 227</p> <p>Total pins: 19 / 325 (6 %)</p> <p>Total virtual pins: 0</p> <p>Total memory bits: 0 / 2,396,160 (0 %)</p> <p>Embedded Multiplier 9-bit elements: 1 / 308 (< 1 %)</p> <p>Total PLLs: 0 / 4 (0 %)</p> </div>			
Description of your design			

The proposed work is implemented using a finite state machine (FSM) that is divided into seven states. The state diagram is described below:



Given that interaction between the state is too complicated. We will give the brief description to the seven states.

IDLE: Resets all params and waits till the data inputs.

FETCH: Gets the input values and stores them into a predefined array.

PUSH: Pushes the input into the output array or operator stack.

POP: Pops the operator out to output array.

MERGE: Merges the operator stack and output array if the input all be scanned.

CAL: calculates the output array and returns the result.

FINISH: Rises the valid flag to outputs the result.

$$\text{Scoring} = \text{Area cost} * \text{Timing cost}$$

$$\text{Area cost} = \text{Total logic elements} + \text{Total memory bits} + 9 * \text{Embedded multipliers 9-bit elements}$$

$$\text{Timing cost} = \text{Total cycle used} * \text{Clock width}$$

*** Total logic elements must not exceed 1500.**