


A Minimal LSX lowering path



B IR-to-Assembly lowering mapping

ART_IR	LSX_SEQUENCE	BOUNDARY
ReplicateScalar<f32/f64>	Movfr2gr + vreplgr2vr.w/d	broadcast scalar through GPR into 4-lane / 2-lane vector
VecLoad / VecStore	vld / vst	continuous unit-stride access with 128-bit LSX width
VecAdd / VecSub / VecMul	vfadd.s/.d · vfsub.s/.d vfmul.s/.d	float lanes only; no broader integer SIMD path assumed
VecCnv<i32/64 -> f32/64>	vffint.s.w / vffint.d.l	restricted conversion path kept only for the formal scheme