CS 61C: Great Ideas in Computer Architecture

Virtual Memory III

Instructor: Dan Garcia

Agenda

- Review of Last Lecture
 - Goals of Virtual Memory
 - Page Tables
 - Translation Lookaside Buffer (TLB)
- Administrivia
- VM Performance

Memory Hierarchy Requirements

- Allow multiple processes to simultaneously occupy memory and provide protection
 - Don't let programs read from or write to each other's memories
- Give each program the illusion that it has its own private address space (via translation)
 - Suppose code starts at address 0x00400000, then different processes each think their code resides at the same address
 - Each program must have a different view of memory

Goals of Virtual Memory

- Next level in the memory hierarchy
 - Provides illusion of very large main memory
 - Working set of "pages" residing in main memory (subset of all pages residing on disk)
- Main goal: Avoid reaching all the way back to disk as much as possible
- Additional goals:
 - Let OS share memory among many programs and protect them from each other
 - Each process thinks it has all the memory to itself

Review: Paging Terminology

- Programs use virtual addresses (VAs)
 - Space of all virtual addresses called virtual memory (VM)
 - Divided into pages indexed by virtual page number (VPN)
- Main memory indexed by physical addresses (PAs)
 - Space of all physical addresses called physical memory (PM)
 - Divided into pages indexed by physical page number (PPN)

Virtual Memory Mapping Function

- How large is main memory? Disk?
 - Don't know! Designed to be interchangeable components
 - Need a system that works regardless of sizes
- Use lookup table (page table) to deal with arbitrary mapping
 - Index lookup table by # of pages in VM (not all entries will be used/valid)
 - Size of PM will affect size of stored translation

Address Mapping

- Pages are aligned in memory
 - Border address of each page has same lowest bits
 - Page size is same in VM and PM, so denote lowest
 O = log₂(page size/byte) bits as page offset
- Use remaining upper address bits in mapping
 - Tells you which page you want (similar to Tag)



Address Mapping: Page Table

Page Table functionality:

- Incoming request is Virtual Address (VA),
 want Physical Address (PA)
- Physical Offset = Virtual Offset (page-aligned)
- So just swap Virtual Page Number (VPN) for Physical Page Number (PPN)


Physical Page #

Virtual Page # Page Offset

Implementation?

- Use VPN as index into PT
- Store PPN and management bits (Valid, Access Rights)
- Does NOT store actual data (the data sits in PM)

Page Table Layout



Page Table Entry Format

- Contains either PPN or indication not in main memory
- Valid = Valid page table entry
 - -1 → virtual page is in physical memory
 - $-0 \rightarrow 0S$ needs to fetch page from disk
- Access Rights checked on every access to see if allowed (provides protection)
 - Read Only: Can read, but not write page
 - Read/Write: Read or write data on page
 - Executable: Can fetch instructions from page


Page Tables (1/2)

- A page table (PT) contains the mapping of virtual addresses to physical addresses
- Page tables located in main memory Why?
 - Too large to fit in registers (2²⁰ entries for 4 KiB pages)
 - Faster to access than disk and can be shared by multiple processors
- The OS maintains the PTs
 - Each process has its own page table
 - "State" of a process is PC, all registers, and PT
 - OS stores address of the PT of the current process in the Page Table Base Register

Page Tables (2/2)

- Solves fragmentation problem: all pages are the same size, so can utilize all available slots
- OS must reserve "swap space" on disk for each process
 - Running programs requires hard drive space!
- To grow a process, ask Operating System
 - If unused pages in PM, OS uses them first
 - If not, OS swaps some old pages (LRU) to disk

Paging/Virtual Memory Multiple Processes






Question: How many bits wide are the following fields?

- 16 KiB pages
- 40-bit virtual addresses
- 64 GiB physical memory

| | VPN | PPN |
|----|-----------|-----------|
| A) | 26 | 26 |
| B) | 24 | 20 |
| C) | 22 | 22 |
| D) | 26 | 22 |


Retrieving Data from Memory



Virtual Memory Problem

- 2 physical memory accesses per data access
 - = SLOW!
- Build a separate cache for the Page Table
 - For historical reasons, cache is called a *Translation* Lookaside Buffer (TLB)
 - Notice that what is stored in the TLB is NOT data,
 but the VPN → PPN mapping translations


TLBs vs. Caches




- TLBs usually small, typically 16 512 entries
- TLB access time comparable to cache (« main memory)
- TLBs can have associativity
 - Usually fully/highly associative

Where Are TLBs Located?

- Which should we check first: Cache or TLB?
 - Can cache hold requested data if corresponding page is not in physical memory? No
 - With TLB first, does cache receive VA or PA?



Address Translation Using TLB



Typical TLB Entry Format

| Valid | Dirty | Ref | Access Rights | TLB Tag | PPN |
|-------|-------|-----|---------------|---------|-----|
| X | X | X | XX | | |

- Valid and Access Rights: Same usage as previously discussed for page tables
- Dirty: Basically always use write-back, so indicates whether or not to write page to disk when replaced
- Ref: Used to implement LRU
 - Set when page is accessed, cleared periodically by OS
 - If Ref = 1, then page was referenced recently
- TLB Index: VPN mod (# TLB sets)
- *TLB Tag:* VPN TLB Index





- 16 KiB pages
- 40-bit virtual addresses
- 64 GiB physical memory
- 2-way set associative TLB with 512 entries

| Valid | Dirty | Ref | Access Rights | TLB Tag | PPN |
|-------|-------|-----|---------------|---------|-----|
| X | X | X | XX | | |

| | _ | TLB Index | |
|------------|----|-----------|----|
| <u> A)</u> | 12 | 14 | 38 |
| B) | 18 | 8 | 45 |
| C) | 14 | 12 | 40 |
| D) | 17 | 9 | 43 |

Agenda

- Review of Last Lecture
 - Goals of Virtual Memory
 - Page Tables
 - Translation Lookaside Buffer (TLB)
- Administrivia
- VM Performance

Administrivia

• TAs?

Agenda

- Review of Last Lecture
 - Goals of Virtual Memory
 - Page Tables
 - Translation Lookaside Buffer (TLB)
- Administrivia
- VM Performance

Fetching Data on a Memory Read

- 1) Check TLB (input: VPN, output: PPN)
 - TLB Hit: Fetch translation, return PPN
 - TLB Miss: Check page table (in memory)
 - Page Table Hit: Load page table entry into TLB
 - Page Table Miss (Page Fault): Fetch page from disk to memory, update corresponding page table entry, then load entry into TLB
- 2) Check cache (input: PPN, output: data)
 - Cache Hit: Return data value to processor
 - Cache Miss: Fetch data value from memory, store it in cache, return it to processor


Page Faults

- Load the page off the disk into a free page of memory
 - Switch to some other process while we wait
- Interrupt thrown when page loaded and the process' page table is updated
 - When we switch back to the task, the desired data will be in memory
- If memory full, replace page (LRU), writing back if necessary, and update both page table entries
 - Continuous swapping between disk and memory called "thrashing"

Performance Metrics

- VM performance also uses Hit/Miss Rates and Miss Penalties
 - TLB Miss Rate: Fraction of TLB accesses that result in a TLB Miss
 - Page Table Miss Rate: Fraction of PT accesses that result in a page fault
- Caching performance definitions remain the same
 - Somewhat independent, as TLB will always pass
 PA to cache regardless of TLB hit or miss

Data Fetch Scenarios



 Are the following scenarios for a single data access possible?


| TIR Micc | Page Fault | Yes |
|--------------|------------|-----|
| ILD IVIISS. | Page rault | 103 |

- TLB Hit, Page Table Hit
- TLB Miss, Cache HitYes
- Page Table Hit, Cache Miss
- Page Fault, Cache Hit



Question: A program tries to load a word at X that causes a TLB miss but not a page fault. Are the following statements TRUE or FALSE?


- The page table does not contain a valid mapping for the virtual page corresponding to the address X
- 2) The word that the program is trying to load is present in physical memory



VM Performance

- Virtual Memory is the level of the memory hierarchy that sits below main memory
 - TLB comes before cache, but affects transfer of data from disk to main memory
 - Previously we assumed main memory was lowest level, now we just have to account for disk accesses
- Same CPI, AMAT equations apply, but now treat main memory like a mid-level cache

Typical Performance Stats



Caching

cache entry cache block (≈32 bytes) cache miss rate (1% to 20%) cache hit (≈1 cycle) cache miss (≈100 cycles)

Demand paging

page frame
page (≈4Ki bytes)
page miss rate (<0.001%)
page hit (≈100 cycles)
page miss (≈5M cycles)

Impact of Paging on AMAT (1/2)

- Memory Parameters:
 - L1 cache hit = 1 clock cycles, hit 95% of accesses
 - L2 cache hit = 10 clock cycles, hit 60% of L1 misses
 - DRAM = 200 clock cycles (≈100 nanoseconds)
 - Disk = 20,000,000 clock cycles (≈10 milliseconds)
- Average Memory Access Time (no paging):
 - $-1 + 5\% \times 10 + 5\% \times 40\% \times 200 = 5.5$ clock cycles
- Average Memory Access Time (with paging):
 - -5.5 (AMAT with no paging) +?

Impact of Paging on AMAT (2/2)

- Average Memory Access Time (with paging) =
 - $5.5 + 5\% \times 40\% \times (1-HR_{Mem}) \times 20,000,000$
- AMAT if $HR_{Mem} = 99\%$?
 - $5.5 + 0.02 \times 0.01 \times 20,000,000 = 4005.5 \ (\approx 728 \times 100 \text{ slower})$
 - 1 in 20,000 memory accesses goes to disk: 10 sec program takes 2 hours!
- AMAT if $HR_{Mem} = 99.9\%$?
 - $5.5 + 0.02 \times 0.001 \times 20,000,000 = 405.5$
- AMAT if $HR_{Mem} = 99.9999\%$
 - $5.5 + 0.02 \times 0.000001 \times 20,000,000 = 5.9$

Impact of TLBs on Performance

- Each TLB miss to Page Table ~ L1 Cache miss
- TLB Reach: Amount of virtual address space that can be simultaneously mapped by TLB:
 - TLB typically has 128 entries of page size 4-8 KiB
 - $-128 \times 4 \text{ KiB} = 512 \text{ KiB} = \text{just } 0.5 \text{ MiB}$
- What can you do to have better performance?
 - Multi-level TLBs ← Conceptually same as multi-level caches
 - Variable page size (segments)
 - Special situationally-used "superpages"

Not covered

Aside: Context Switching

- How does a single processor run many programs at once?
- Context switch: Changing of internal state of processor (switching between processes)
 - Save register values (and PC) and change value in Page Table Base register
- What happens to the TLB?
 - Current entries are for different process
 - Set all entries to invalid on context switch

Virtual Memory Summary

User program view:

- Contiguous memory
- Start from some set VA
- "Infinitely" large
- Is the only running program

Reality:

- Non-contiguous memory
- Start wherever available memory is
- Finite size
- Many programs running simultaneously

Virtual memory provides:

- Illusion of contiguous memory
- All programs starting at same set address
- Illusion of ~ infinite memory (2³² or 2⁶⁴ bytes)
- Protection, Sharing

Implementation:

- Divide memory into chunks (pages)
- OS controls page table that maps virtual into physical addresses
- memory as a cache for disk
- TLB is a cache for the page table