CS 61C: Great Ideas in Computer Architecture (Machine Structures)
Lecture 30: Single-Cycle CPU


Datapath Control Part 2

Instructor: Dan Garcia

http://inst.eecs.berkeley.edu/~cs61c

9 PROBLEMS WITH BIG DATA!

In a refreshing NY
Times Op-Ed, Gary
Marcus and Ernest
Davis tell us that Big
Data is useful, but
often overhyped as
the panacea. Great
as a tool, but keep
in perspective!




Review: Processor Design 5 steps

- Step 1: Analyze instruction set to determine datapath requirements
- Meaning of each instruction is given by register transfers
- Datapath must include storage element for ISA registers
- Datapath must support each register transfer
- Step 2: Select set of datapath components & establish clock methodology
- Step 3: Assemble datapath components that meet the requirements
- Step 4: Analyze implementation of each instruction to determine setting of control points that realizes the register transfer
- Step 5: Assemble the control logic


Processor Design: 5 steps

- Step 1: Analyze instruction set to determine datapath requirements
- Meaning of each instruction is given by register transfers
- Datapath must include storage element for ISA registers
- Datapath must support each register transfer
- Step 2: Select set of datapath components & establish clock methodology
- Step 3: Assemble datapath components that meet the requirements
- Step 4: Analyze implementation of each instruction to determine setting of control points that realizes the register transfer
- Step 5: Assemble the control logic

Register-Register Timing: One Complete Cycle (Add/Sub)




Register-Register Timing: One Complete Cycle




3c: Logical Op (or) with Immediate

R[rt] = R[rs] op ZeroExt[imm16]



3d: Load Operations


• R[rt] = Mem[R[rs] + SignExt[imm16]] Example: lw rt,rs,imm16



3d: Load Operations


• $R[\underline{rt}] = Mem[R[rs] + SignExt[imm16]]$

Example: lw rt, rs, imm16




3e: Store Operations

Mem[R[rs] + SignExt[imm16]] = R[rt]




3e: Store Operations

Mem[R[rs] + SignExt[imm16]] = R[rt]



3f: The Branch Instruction



beq rs, rt, imm16


- mem[PC] Fetch the instruction from memory
- Equal = R[rs] == R[rt] Calculate branch condition
- if (Equal) Calculate the next instruction's address
 - PC = PC + 4 + (SignExt(imm16) x 4)

else

•
$$PC = PC + 4$$


Datapath for Branch Operations

beq rs, rt, imm16




Datapath generates condition (Equal)

imm₁₆




Already have mux, adder, need special sign extender for PC, need equal compare (sub?)

Instruction Fetch Unit including Branch



• if (Zero == 1) then PC = PC + 4 + SignExt[imm16]*4; else



How to encode nPC_sel?

Instruction<31:0>


- Direct MUX select?
- Branch inst. / not branch inst.
- Let's pick 2nd option

nPC_sel	zero?	MUX
0	Х	0
1	0	0
1	1	1

Q: What logic gate?



Putting it All Together: A Single Cycle Datapath



Datapath Control Signals

"zero", "sign" ExtOp:

ALUsrc: $0 \Rightarrow \text{regB}$;

 $1 \Rightarrow immed$


ALUctr:

MemWr: $1 \Rightarrow$ write memory


• MemtoReg: $0 \Rightarrow ALU$; $1 \Rightarrow Mem$

• RegDst: $0 \Rightarrow$ "rt"; $1 \Rightarrow$ "rd"


"ADD", "SUB", "OR" • RegWr: $1 \Rightarrow$ write register



Given Datapath: RTL -> Control



RTL: The Add Instruction




add rd, rs, rt


- MEM[PC] Fetch the instruction from memory
- -R[rd] = R[rs] + R[rt] The actual operation
- PC = PC + 4 Calculate the next instruction's address


Instruction Fetch Unit at the Beginning of Add

Fetch the instruction from Instruction
 memory: Instruction = MFM[PC]



Single Cycle Datapath during Add






Instruction Fetch Unit at End of Add

• PC = PC + 4

- Same for all Inst instructions except: Memory Branch and Jump nPC sel=+4 **Inst Address** PC clk imm₁₆

P&H Figure 4.17



Summary of the Control Signals (1/2)

```
Register Transfer
inst
        R[rd] \leftarrow R[rs] + R[rt]; PC \leftarrow PC + 4
add
        ALUSTC=RegB, ALUCTT="ADD", RegDst=rd, RegWr, nPC sel="+4"
sub
        R[rd] \leftarrow R[rs] - R[rt]; PC \leftarrow PC + 4
        ALUSTC=ReqB, ALUCTT="SUB", ReqDst=rd, ReqWr, nPC sel="+4"
        R[rt] \leftarrow R[rs] + zero ext(Imm16); PC \leftarrow PC + 4
ori
        ALUSTC=Im, Extop="Z", ALUCTT="OR", RegDst=rt,RegWr, nPC sel="+4"
        R[rt] \leftarrow MEM[R[rs] + sign ext(Imm16)]; PC \leftarrow PC + 4
lw
        ALUSTC=Im, Extop="sn", ALUCTT="ADD", MemtoReg, RegDst=rt, RegWr,
        nPC sel = "+4"
        MEM[R[rs] + sign ext(Imm16)] \leftarrow R[rs]; PC \leftarrow PC + 4
SW
        ALUSTC=Im, Extop="sn", ALUCTT = "ADD", MemWr, nPC sel = "+4"
        if (R[rs] == R[rt]) then PC \leftarrow PC + sign ext(Imm16)] \mid 00
beg
        else PC \leftarrow PC + 4
        nPC sel = "br", ALUctr = "SUB"
```


Summary of the Control Signals (2/2)

See ───────────────────────────────────			10 0000	10 0010	We Don't Care :-)						
Appendix	Α	l op	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010		
			add	sub	ori	lw	sw	beq	jump		
	Re	gDst	1	1	0	0	Х	X	х		
	AL	USrc	0	0	1	1	1	0	Х		
	Me	emtoReg	0	0	0	1	х	Х	Х		
	Re	gWrite	1	1	1	1	0	0	0		
	Me	emWrite	0	0	0	0	1	0	0		
nPC		Csel	0	0	0	0	0	1	?]	
	Jui	mp	0	0	0	0	0	0	1		
ExtOp		х	Х	0	1	1	Х	Х			
L	AL	Uctr<2:0>	Add	Subtract	Or	Add	Add	Subtract	х		
	3	1 26	2	1	16	11	6		0		
R-type	e [ор	rs	rt	ı	rd	shamt	fund	ct add	d, sub	
I-type op		rs	rt		immediate		ori,	lw, sw, be			
J-typ	е Г	ор			target address jump					ıp	

Boolean Expressions for Controller

```
ReqDst = add + sub
ALUSrc = ori + lw + sw
MemtoReq = lw
RegWrite = add + sub + ori + lw
MemWrite = sw
nPCsel = beq
Jump = jump
ExtOp = lw + sw
ALUctr[0] = sub + beq (assume ALUctr is 00 ADD, 01 SUB, 10 OR)
ALUctr[1] = or
Where:
rtype = \sim op_5 \cdot \sim op_4 \cdot \sim op_3 \cdot \sim op_2 \cdot \sim op_1 \cdot \sim op_0,
                                                                          How do we
ori = \sim op_5 \cdot \sim op_4 \cdot op_3 \cdot op_2 \cdot \sim op_1 \cdot op_0
1w = op_5 \cdot \neg op_4 \cdot \neg op_3 \cdot \neg op_2 \cdot op_1 \cdot op_0
                                                                     implement this in
sw = op_5 \cdot op_4 \cdot op_3 \cdot op_2 \cdot op_1 \cdot op_0
                                                                              gates?
beq = \sim op_5 \cdot \sim op_4 \cdot \sim op_3 \cdot op_2 \cdot \sim op_1 \cdot \sim op_0
jump = \sim op_5 \cdot \sim op_4 \cdot \sim op_3 \cdot \sim op_2 \cdot op_1 \cdot \sim op_0
add = rtype • func<sub>5</sub> • ~func<sub>4</sub> • ~func<sub>5</sub> • ~func<sub>6</sub> • ~func<sub>7</sub>
sub = rtype • func<sub>5</sub> • ~func<sub>4</sub> • ~func<sub>5</sub> • ~func<sub>5</sub> • func<sub>1</sub> • ~func<sub>6</sub>
```

Controller Implementation



Peer Instruction

- 1) We should use the main ALU to compute PC=PC+4 in order to save some gates
- 2) The ALU is inactive for memory reads (loads) or writes (stores).


```
a) FF
b) FT
c) TF
d) TT
e) Help!
```

Clicker Survey for CS Retreat If we add more faculty, what should we do for upper-division courses?


- a) We should have more sections of the same courses, so lecture is smaller
- b) We should have more semester-long courses
- c) We should have more half-semester-long courses

Summary: Single-cycle Processor

- Five steps to design a processor:
 - Analyze instruction set → datapath requirements
 - 2. Select set of datapath components & establish clock methodology
 - 3. Assemble datapath meeting the requirements



- 5. Assemble the control logic
 - Formulate Logic Equations
 - Design Circuits




Bonus Slides

How to implement Jump


Single Cycle Datapath during Jump







Single Cycle Datapath during Jump

J-type op target address jump



Instruction Fetch Unit at the End of Jump





Instruction Fetch Unit at the End of Jump

