


Projet P-ARM

Groupe: Totoriko.

```
399
401 bic
         : BIC register comma register
405 mvn
         : MVN register comma register
                                                                                                                                      Parseur
409 str
         : STR register comma lbracket register comma imm rbracket
                                                                                                       ANTLR (Another Tool For Language Recognition)
413 ldr
         : LDR register comma lbracket register (comma imm)? rbracket
                                                                                                                                                                      Java API
         : BC label
421 instruction
         : (lsl
                                     lbl EOL:"\n" EOL:"\n" EOL:"\n" EOL:"\n" instruction
                                                                                        EOL: "\n'
                                                                                                                                     EOL: "Vn"
                                                                                                            instruction
                                                                                                                                                             instruction
                                 label DOTS: "
           asr
           add
                                                                                                                          imm STR-"str" register
                                             SUB: "sub" register
                                                                                          imm MOV: "movs" register
                                                                                                                 comma
                                 name
                                                                                 comma
                                                  REGISTER: "sp"COMMA: "," REGISTER: "sp"COMMA: "," IMM: "#24"
                                                                                                      REGISTER: "r3"COMMA: "," IMM: "#0"
                                                                                                                                   REGISTER: "r3"COMMA: "," LBRACKET: "[" REGISTER: "sp" COMMA: "," IMM: "#4"
                               IAME: "main"
           mov
           and
            eor
           adc
           sbc
                          74%
        UAL.g4
```

💈 🌒 ~/IdeaProjects/parm-totoriko/src/main/antlr4/fr/unice/polytech/s5/arch/totoriko/UAL.g4 🔵 🕛 🌑




Tests unitaires:


#Rm	Rn	100 0 100 100 00 00 00 00 00 00 00 00 00	11 150 000 000 000 1 2009		NZCV	Rd
A[32]	B[32]	Codop[4]	Shift[5]	CarryIn	Flags[4]	S[32]
#Test de AND						
000000000000000000000000000000000	000000000000000000000000000000000000000	0000	00000	0	0100	000000000000000000000000000000000000000
1000000000000000000000000000000000	100000000000000000000000000000000000000	0000	00000	0	1000	100000000000000000000000000000000000000
10101010101010101010101010101011	0101010101010101010101010101010101	0000	00000	0	0000	000000000000000000000000000000000000000
10101010101010101010101010101010	0101010101010101010101010101010101	0000	00000	0	0100	000000000000000000000000000000000000000
#Test de LSL						
0000000000000000000000000000000000	000000111111111111111111111111111111111	0010	00101	0	0000	011111111111111111111111111100000
00000000000000000000000000000000000	000000111111111111111111111111111111111	0010	00110	0	1000	111111111111111111111111111000000
000000000000000000000000000000000000000	100000000000000000000000000000000000000	0010	00001	0	0110	000000000000000000000000000000000000000
#Test de SBC						
100000000000000000000000000000000	0111111111111111111111111111111111111	0110	00000	1	0001	000000000000000000000000000000000000000
10000000000000000000000000000000000	011111111111111111111111111111111111111	0110	00000	0	0101	000000000000000000000000000000000000000
010000000000000000000000000000000	010000000000000000000000000000000000000	0110	00000	1	0100	000000000000000000000000000000000000000
010000000000000000000000000000000	0100000000000000000000000000000000000	0110	00000	0	1010	111111111111111111111111111111111111111

Passed: 11 Falled: 0


status	S A	В	Codop Shift	CarryIn Flags	S
pass	0000 0000 0000 0000 0000 0000 0000	0000 0000 0000 0000 0000 0000 0000	0000 0000	0 0100	0000 0000 0000 0000 0000 0000 0000 0000
pass	1000 0000 0000 0000 0000 0000 0000	1000 0000 0000 0000 0000 0000 0000	0000 0 0000	0 1000	1000 0000 0000 0000 0000 0000 0000
pass	1010 1010 1010 1010 1010 1010 1010 10	0101 0101 0101 0101 0101 0101 0101 0101	L 0000 0 0000	0 0000	0000 0000 0000 0000 0000 0000 0001
pass	1010 1010 1010 1010 1010 1010 1010 10	0101 0101 0101 0101 0101 0101 0101 0101	L 0000 0 0000	0 0100	0000 0000 0000 0000 0000 0000 0000
pass	0000 0000 0000 0000 0000 0000 0000	0000 0011 1111 1111 1111 1111 1111 1111	L 0010 0 010:	1 0 0000	0111 1111 1111 1111 1111 1111 1110 0000
pass	0000 0000 0000 0000 0000 0000 0000	0000 0011 1111 1111 1111 1111 1111 1111	l 0010 0 0110	0 1000	1111 1111 1111 1111 1111 1111 1100 0000
pass	0000 0000 0000 0000 0000 0000 0000 0000	1000 0000 0000 0000 0000 0000 0000) 0010 0 000:	1 0 0110	0000 0000 0000 0000 0000 0000 0000
pass	1000 0000 0000 0000 0000 0000 0000 00	0111 1111 1111 1111 1111 1111 1111 1111	L 0110 0 0000	0001	0000 0000 0000 0000 0000 0000 0000 0001
pass	1000 0000 0000 0000 0000 0000 0000 00	0111 1111 1111 1111 1111 1111 1111 1111	l 0110 0 0000	9 0101	0000 0000 0000 0000 0000 0000 0000
pass	0100 0000 0000 0000 0000 0000 0000 0000	0100 0000 0000 0000 0000 0000 0000	0 0 0 0 0 0 0 0 0 0	0100	0000 0000 0000 0000 0000 0000 0000
pass	0100 0000 0000 0000 0000 0000 0000 000	0100 0000 0000 0000 0000 0000 0000	0 0110 0 0000	0 1010	1111 1111 1111 1111 1111 1111 1111 1111




Banc de registre




Contrôleur






Note: instructions that does not save the result will still have the second operand as the destination register, the ALU will copy the second register to the destination register Note 2: RSB instruction has Rn as 1st operand.


MUL instruction has Rn as 1st operand and Rdm as 2nd operand
For simplification purposes, Rm is used for 1st operand both here and in the ALU.







Load Store

Flags_APSR




SP_Address





Processeur



ROMa ROM_Addr ROM 256 x 16 $A\frac{0}{255}$ 00 2001 2102 1842 03 0000 0000 0000 06 0000 0000 0000 09 0000 0000 0000 Oc 0000 0000 0000 - Of 0000 0000 0000 12 0000 0000 0000 15 0000 0000 0000 18 0000 0000 0000 1b 0000 0000 0000 1e 0000 0000 0000 21 0000 0000 0000 24 0000 0000 0000 27 0000 0000 0000 2a 0000 0000 0000 2d 0000 0000 0000 30 0000 0000 0000 33 0000 0000 0000

ROM