



Projet P-ARM

Groupe : Totoriko.

```

399 ;
400
401 bic
402 : BIC register comma register
403 ;
404
405 mvn
406 : MVN register comma register
407 ;
408
409 str
410 : STR register comma lbracket register comma imm rbracket
411 ;
412
413 ldr
414 : LDR register comma lbracket register (comma imm)? rbracket
415 ;
416
417 b
418 : BC label
419 ;
420
421 instruction
422 : (lsl
423 | lsr
424 | asr
425 | add
426 | sub
427 | mov
428 | and
429 | eor
430 | adc
431 | sbc
432 | ror


```


--:0--- UAL.g4 74%

Parseur


ANTLR (Another Tool For Language Recognition)

Java API





Unité arithmétique et logique



Note: for ROR, C = N


Note 2: assume that shift > 0 for LSL and LSR

Tests unitaires:

#Rm A[32]	Rn B[32]	Codop[4]	Shift[5]	CarryIn	NZCV Flags[4]	Rd S[32]
#Test de AND						
00000000000000000000000000000000	00000000000000000000000000000000	0000	00000	0	0100	00000000000000000000000000000000
10000000000000000000000000000000	10000000000000000000000000000000	0000	00000	0	1000	10000000000000000000000000000000
10101010101010101010101010101011	01010101010101010101010101010101	0000	00000	0	0000	00000000000000000000000000000001
10101010101010101010101010101010	01010101010101010101010101010101	0000	00000	0	0100	00000000000000000000000000000000
#Test de LSL						
00000000000000000000000000000000	00000011111111111111111111111111	0010	00101	0	0000	0111111111111111111111111111100000
00000000000000000000000000000000	00000011111111111111111111111111	0010	00110	0	1000	11111111111111111111111110000000
00000000000000000000000000000000	10000000000000000000000000000000	0010	00001	0	0110	00000000000000000000000000000000
#Test de SBC						
10000000000000000000000000000000	01111111111111111111111111111111	0110	00000	1	0001	00000000000000000000000000000001
10000000000000000000000000000000	01111111111111111111111111111111	0110	00000	0	0101	00000000000000000000000000000000
01000000000000000000000000000000	01000000000000000000000000000000	0110	00000	1	0100	00000000000000000000000000000000
01000000000000000000000000000000	01000000000000000000000000000000	0110	00000	0	1010	11111111111111111111111111111111


Passed: 11 Failed: 0


[illegible]



Banc de registre

Contrôleur






Shift, add, sub, mov








Pull output low on Enable = 0

Note: ALU uses Rn register for shifts. Use Rn instead of Rm for shifts (immediate) here too
 Note 2: MOV uses RSB ALU opcode with Imm8 reversed so that it is copied to output register
 Note 3: Imm32_Enable forces the use of the immediate for Rm register
 Enable carry for SUB since it is reversed in ALU
 ALU will use Imm32 instead of Rm

Instruction



Enable








Pull output low on Enable = 0

Note: instructions that does not save the result will still have the second operand as the destination register, the ALU will copy the second register to the destination register

Note 2: RSB instruction has Rn as 1st operand.


MUL instruction has Rn as 1st operand and Rdm as 2nd operand

For simplification purposes, Rm is used for 1st operand both here and in the ALU.





Data Processing

Flags_APSR




SP_Address







Conditional



Processeur





ROM