

Security of the WWW



Yannick Chevalier
Université de Toulouse
CSA M1, Security



PLAN

WEB APPLICATIONS

PHYSICAL SECURITY ANALYSIS

THE ATMEL ATMEGA328P CONTROLLER

CONCLUSION

WHY HAVING WEB APPLICATIONS ?

SERVER SIDE

- ▶ Easy to change the frontend into an Android or iOS application
client-server communication is quite different, but the resources exposed are similar
- ▶ Easy to reach more clients
no need to download anything
- ▶ Interaction with other Web applications
aggregation, references, ads

CLIENT SIDE

- ▶ Everyone has a browser
Differences between browsers are painful for frontend developers
- ▶ Fast prototyping

GENERAL ARCHITECTURE

3 PARTS

- ▶ A **browser** sends a **request** to a **server**
- ▶ A **server** receives requests and sends **responses**
- ▶ A **network** moves the messages to and from the client's and the server's computer

PRESENTATION

MICRO-CONTROLLER

- ▶ AVR ATMega micro-controller
- ▶ “Harvard” architecture
- ▶ 8 bits native, 16 bits operations

BOARD

In addition to a controller :

- ▶ Power and USB
- ▶ (Lot of) PINs to communicate with **sensors** and **actuators**

APPLICATIONS

- ▶ Basis for robotics, IoT, etc.
- ▶ Teaching embedded systems programming
- ▶ Fast & easy prototyping
- ▶ Ideal for low-cost DIY projects

high-end alternative : Raspberry π


PLAN

WEB APPLICATIONS

PHYSICAL SECURITY ANALYSIS

THE ATMEL ATMEGA328P CONTROLLER

CONCLUSION



PHYSICAL SECURITY ANALYSIS

1. List the physical areas and the possible communication channels

Goal is to list communication channels with the internal of the μ -controller when having access to the board

= Attack

surface

2. Assess the expertise needed to actually use each of these channels

Goal is to determine who can do what

3. Describe the attack surface without connecting directly to the PINs of the controllers

Good compromise, most circuitry is electronics, not security

PHYSICAL SECURITY ANALYSIS

1. List the physical areas and the possible communication channels

Goal is to list communication channels with the internal of the μ -controller when having access to the board

= Attack

surface

2. Assess the expertise needed to actually use each of these channels

Goal is to determine who can do what

3. Describe the attack surface without connecting directly to the PINs of the controllers

Good compromise, most circuitry is electronics, not security

PHYSICAL SECURITY ANALYSIS

1. List the physical areas and the possible communication channels

Goal is to list communication channels with the internal of the μ -controller when having access to the board

= Attack

surface

2. Assess the expertise needed to actually use each of these channels


Goal is to determine who can do what

3. Describe the attack surface without connecting directly to the PINs of the controllers

Good compromise, most circuitry is electronics, not security

UNO PINOUT

7-12V Depending on current draw



⚠ Absolute MAX per pin 40mA recommended 20mA

⚠ Absolute MAX 200mA for entire package

IOREF provides a logic reference voltage for shields that use it. It is connected to the 5V bus.

R3 Only ⚠

IOREF

RESET

PC6

5V

GND

GND

VCC

3V3

PC14

PC15

PC16

PC17

PC18

PC19

PC20

PC21

PC22

PC23

PC24

PC25

PC26

PC27

PC28

PC29

PC30

PC31

PC32

PC33

PC34

PC35

PC36

PC37

PC38

PC39

PC40

PC41

PC42

PC43

PC44

PC45

PC46

PC47

PC48

PC49

PC50

PC51

PC52

PC53

PC54

PC55

PC56

PC57

PC58

PC59

PC60

PC61

PC62

PC63

PC64

PC65

PC66

PC67

PC68

PC69

PC70

PC71

PC72

PC73

PC74

PC75

PC76

PC77

PC78

PC79

PC80

PC81

PC82

PC83

PC84

PC85

PC86

PC87

PC88

PC89

PC90

PC91

PC92

PC93

PC94

PC95

PC96

PC97

PC98

PC99

PC100

PC101

PC102

PC103

PC104

PC105

PC106

PC107

PC108

PC109

PC110

PC111

PC112

PC113

PC114

PC115

PC116

PC117

PC118

PC119

PC120

PC121

PC122

PC123

PC124

PC125

PC126

PC127

PC128

PC129

PC130

PC131

PC132

PC133

PC134

PC135

PC136

PC137

PC138

PC139

PC140

PC141

PC142

PC143

PC144

PC145

PC146

PC147

PC148

PC149

PC150

PC151

PC152

PC153

PC154

PC155

PC156

PC157

PC158

PC159

PC160

PC161

PC162

PC163

PC164

PC165

PC166

PC167

PC168

PC169

PC170

PC171

PC172

PC173

PC174

PC175

PC176

PC177

PC178

PC179

PC180

PC181

PC182

PC183

PC184

PC185

PC186

PC187

PC188

PC189

PC190

PC191

PC192

PC193

PC194

PC195

PC196

PC197

PC198

PC199

PC200

PC201

PC202

PC203

PC204

PC205

PC206

PC207

PC208

PC209

PC210

PC211

PC212

PC213

PC214

PC215

PC216

PC217

PC218

PC219

PC220

PC221

PC222

PC223

PC224

PC225

PC226

PC227

PC228

PC229

PC230

PC231

PC232

PC233

PC234

PC235

PC236

PC237

PC238

PC239

PC240

PC241

PC242

PC243

PC244

PC245

PC246

PC247

PC248

PC249

PC250

PC251

PC252

PC253

PC254

PC255

PC256

PC257

PC258

PC259

PC260

PC261

PC262

PC263

PC264

PC265

PC266

PC267

PC268

PC269

PC270

PC271

PC272

PC273

PC274

PC275

PC276

PC277

PC278

PC279

PC280

PC281

PC282

PC283

PC284

PC285

PC286

PC287

PC288

IOLef: 5V

Vin: 7-12V DC max.

Serial: Serial is attached to pins 0 and 1, and to the USB-Serial microcontroller on board.

The Uno has a second microcontroller on board to handle USB-to-serial communications. This is the ICSP header for that microcontroller.

IOLef
Reset
+3.3V
+5V
Gnd
Gnd
Vin

ADC0 GPIO14
ADC1 GPIO15
ADC2 GPIO16
ADC3 GPIO17
SDA ADC4 GPIO18
SCL ADC5 GPIO19

Comm. ADC GPIO

ICSP:
Reset SCK MISO
Gnd MOSI +5V

GPIO18 ADC4 SDA
GPIO19 ADC5 SCL
AREF

Gnd

GPIO13

GPIO12

GPIO11

GPIO10

GPIO9

GPIO8

GPIO7

GPIO6

GPIO5

GPIO4

GPIO3

GPIO2

GPIO1

GPIO0

GPIO

SCK

MISO

MOSI

CS

PWM6

PWM5

PWM3

TX

RX

ADC

Comm.

PWM

Interrupts

PWM11

PWM10

PWM9

PWM6

PWM5

PWM3

INT1

INT0

LED

I/O PINS

MOST CASES

- ▶ Can only retrieve or enter data
- ▶ RX/TX (reception/transmission) : UART protocol (for communication with a computer)
- ▶ MISO/MOSI/SCLK/NSS : SPI protocol, fast, but needs 4 pins
- ▶ SDA/SCL : I2C protocol, 2 pins needed for communication with a sensor/actuator or another Arduino
- ▶ Pins are linked to registers in the μ -controller
- ▶ Analysis of the program in the μ -controller :
 - ▶ Check what is done with data received (read on registers)
 - ▶ Check what data is sent on the pins (written on registers)

PARALLEL PROGRAMMING

- ▶ A special mode in which both the serial bus controller and the ATmega328 μ -controller can be written
- ▶ More details later

USB CONNECTOR

MOST CASES

- ▶ Is actually employed to upload programs on the ATmega328 μ -controller
- ▶ Controlled by the ATmega16U2 controller (USB interface), as well as the previous I2C and UART protocols

KEYBOARD AND MOUSE

- ▶ The USB controller may pose as being connected to several USB devices
- ▶ Including a Mouse and a Keyboard in the standard library
- ▶ In that case it can send keyboard and mouse events
- ▶ This is used in rogue USB devices (*e.g.* USB keys) to penetrate a system

IN-CIRCUITRY SERIAL PROGRAMMING

USAGE

- ▶ Update to the serial controller **and** the ATmega328 μ -controller
- ▶ These updates **cannot** be controlled
- ▶ As in Parallel Programming, these updates start with erasing all the memory

SECURITY ANALYSIS

- ▶ Availability : can be ensured only if reset disabled
- ▶ Confidentiality is preserved in case of reset (all bits are really set to 1)
- ▶ Integrity :
 - ▶ Need to focus on the case of an apparently functioning device
 - ▶ Authentication : The device serial number is not sufficient to decide we can send information to this device, the program may have been replaced with a malware

PARALLEL PROGRAMMING

PRINCIPLE

- ▶ Uses 20 pins for power, data, and control
- ▶ Faster than serial

PRACTICAL ASPECT

- ▶ Mostly with a dedicated “writer” device set up to program other devices
- ▶ Same comments as for ICSP *re.* capabilities and reset

SUMMARY

SECURITY CONCERNS

- ▶ Sensitive data inside the μ -controller
 - ▶ Programs integrity needs to be protected
 - ▶ Data integrity and confidentiality
- ▶ Attack surface :
 - ▶ The pins and the USB plug
 - ▶ Information on these pins is either :
 - ▶ “passive”, and given as data in registers of the μ -controller
 - ▶ “active”, and can reset the μ -controller without any recourse
 - ▶ In all cases, additional channel : interruptions telling that some data is available (+ internal clock interruptions)
- ▶ Next step : look at the internals of the μ -controller to check the security of programs

PLAN

WEB APPLICATIONS

PHYSICAL SECURITY ANALYSIS

THE ATMEL ATMEGA328P CONTROLLER

Memory Model

Memory Security

CONCLUSION

OUTLINE

THE ATMEL ATMEGA328P CONTROLLER

Memory Model

Memory Security

HARVARD ARCHITECTURE

VON NEUMANN ARCHITECTURE

- ▶ Unified address space for data and programs
- ▶ Most common at the application level

Windows and Unix processes have a unique address space


HARVARD ARCHITECTURE (ATMEGA)

Three disjoint address spaces :

- ▶ Program memory (32kB) : program code and constant data
- ▶ SRAM (2kB) : the place where variables' values are stored during the execution of programs, including 16bits registers (L/H)
- ▶ EEPROM (1kB) : mostly for flags configuring the processor's functions and security
- ▶ The address 0×200 corresponds to two different bytes, one in the program memory, one in the SRAM

The address space to be used depends on the instruction (different load/store instructions)


THE SRAM



32 REGISTERS (CBI/SBI AND LD/ST)

- ▶ Employed for arithmetic, etc.
- ▶ They have names
- ▶ X, Y, Z : used for indirect addressing (functions, table of symbols)


THE SRAM



64 REGISTERS (IN/OUT AND LD/ST)

- ▶ Those connected to the “outside”
- ▶ They have names too
- ▶ Example : stack pointer is here

THE SRAM



OTHER REGISTERS & MEMORY (LD/ST)

- ▶ Most registers still have names
- ▶ Registers for communication protocols are here
- ▶ Only LD/ST can be used to read/write here
- ▶ Stack and heap are in the rest of the SRAM

THE EEPROM

INSTRUCTIONS

- ▶ LD/ST (load/store) : take 1 address and 1 byte
- ▶ LD : copy the byte at that address to the target byte
- ▶ ST : copy the byte into the target address


LD/ST AND THE ADDRESS SPACE

- ▶ One 16b register at address $0x41-0x42$ of the SRAM
- ▶ One 8b register at address $0x40$ of the SRAM
- ▶ LD/ST with these registers will interact with the EEPROM instead of the SRAM

THE PROGRAM MEMORY

DESCRIPTION

- ▶ Contains the instructions
- ▶ Two security levels :
Application and BootLoader Space (BLS)
- ▶ Instructions are read by the processor
- ▶ Possible communication with the SRAM :
 - ▶ LPM : Load from address in program memory to address in SRAM
 - ▶ SPM : Store from address in SRAM to address in program memory



EXERCICE

1. Make a diagram of the different memory parts, each with the communication channels to and from that part
2. How would you model them in the BLP/Biba models ?
3. What are the subjects and the objects here ? What can you say on Access Control ?

OUTLINE

THE ATMEL ATMEGA328P CONTROLLER

Memory Model

Memory Security

THE LPM/SPM INSTRUCTIONS

LPM

- ▶ This instruction can appear anywhere in the Program Memory
- ▶ It is very useful to store strings in the program data, before loading them in the memory for further processing
- ▶ Its behaviour is controlled by lock bits

SPM

- ▶ This instruction can only be in the Boot Flash Section
- ▶ When seen at an address in the Application Flash Section, it is replaced with a NOP
- ▶ Its behaviour is also controlled by lock bits

ACCESS CONTROL ON PHYSICAL PROGRAMMING

Memory Lock Bits			Protection Type
LB Mode	LB2	LB1	
1	1	1	No memory lock
2	1	0	No write with Parallel & Serial Programming
3	0	0	No read (verification)&write with Parallel & Serial Programming

NOTES

- ▶ Lock bits are in EEPROM, by default (after reset) the value is one, setting a bit means giving it the value 0
- ▶ The (parallel or serial) programmer can still issue a **chip erase** command, that will unset the lock bits
- ▶ Conclusion : Availability cannot be ensured against physical attackers, but confidentiality and integrity can be preserved (against programmers)

ACCESS CONTROL ON SOFTWARE INSTRUCTIONS (LPM/SPM)

BLB0 Mode	BLB02	BLB01	Protection Type
1	1	1	No restriction for SPM or LPM access to the Application Section
2	1	0	SPM not allowed to write to the Application Section
3	0	0	above + below
4	0	1	LPM in the BLS not allowed to read the Application Section, interruptions disabled if stored in the BLS while executing the Application Section

NOTES

- ▶ What is the security model here ?
- ▶ Why are interruptions disabled when they are stored in the BLS ?

ACCESS CONTROL ON SOFTWARE INSTRUCTIONS (LPM/SPM)

BLB1 Mode	BLB12	BLB11	Protection Type
1	1	1	No restriction for SPM or LPM access to the BLS
2	1	0	SPM not allowed to write to the BLS
3	0	0	above + below
4	0	1	LPM in the Application Section not allowed to read the BLS, interruptions disabled if stored in the Application Section while executing the BLS

NOTES

- ▶ What is the security model here ?
- ▶ Why are interruptions disabled when they are stored in the Application Section ?

PLAN

WEB APPLICATIONS

PHYSICAL SECURITY ANALYSIS

THE ATMEL ATMEGA328P CONTROLLER

CONCLUSION

CONCLUSION&MORAL

ACCESS CONTROL

- ▶ Fine grained access control is possible
- ▶ Availability cannot be ensured, but Confidentiality& Integrity can be preserved

AUTHENTICATION

- ▶ By default, an identifying serial number is available, but provides no guarantee against Chip Erase and complete reprogramming

Authentication of the physical device or of its software ?

- ▶ Real authentication with cryptography is possible
- ▶ Keys can be kept confidential unless against a very strong attacker

MORAL

- ▶ As promised, even the old BLP and Biba models inform the design of current systems
- ▶ Functionality vs Security : “hot” updates (with SPM) are very desirable, but needs to trust the bootloader section