
## Security of the WWW



## PLAN

#### WEB APPLICATIONS

PHYSICAL SECURITY ANALYSIS

THE ATMEL ATMEGA328P CONTROLLER

CONCLUSION







## WHY HAVING WEB APPLICATIONS?

#### SERVER SIDE

- ► Easy to change the frontend into an Android or iOS application client-server communication is quite different, but the resources exposed are similar
- Easy to reach more clients
  - no need to download anything
- Interaction with other Web applications
  - aggregation, references, ads

#### **CLIENT SIDE**

- Everyone has a browser
  - Differences between browsers are painful for frontend developers
- Fast prototyping







## GENERAL ARCHITECTURE

#### 3 PARTS

- ► A browser sends a request to a server
- ► A server receives requests and sends responses
- A network moves the messages to and from the client's and the server's computer













### Presentation

#### MICRO-CONTROLLER

- AVR ATMega micro-controller
- "Harvard" architecture
- ▶ 8 bits native, 16 bits operations

#### **BOARD**

In addition to a controller:

- Power and USB
- (Lot of) PINs to communicate with sensors and actuators

#### **APPLICATIONS**

- Basis for robotics, IoT, etc.
- Teaching embedded systems programming
- Fast & easy prototyping
- Ideal for low-cost DIY projects

high-end alternative : Raspberry  $\pi$ 







## PLAN

WEB APPLICATIONS

PHYSICAL SECURITY ANALYSIS


THE ATMEL ATMEGA328P CONTROLLER

CONCLUSION











## PHYSICAL SECURITY ANALYSIS

1. List the physical areas and the possible communication channels

Goal is to list communication channels with the internal of the  $\mu$ -controller when having access to the board

= Attack

#### surface

2. Assess the expertise needed to actually use each of these channels

Goal is to determine who can do what

Describe the attack surface without connecting directly to the PINs of the controllers

Good compromise, most circuitry is electronics, not security







## Physical Security Analysis

1. List the physical areas and the possible communication channels

Goal is to list communication channels with the internal of the  $\mu$ -controller when having access to the board

surface

2. Assess the expertise needed to actually use each of these channels

Goal is to determine who can do what

Describe the attack surface without connecting directly to the PINs of the controllers

Good compromise, most circuitry is electronics, not security







Attack

## PHYSICAL SECURITY ANALYSIS

1. List the physical areas and the possible communication channels

Goal is to list communication channels with the internal of the  $\mu$ -controller when having access to the board

Attack

#### surface

2. Assess the expertise needed to actually use each of these channels

Goal is to determine who can do what

Describe the attack surface without connecting directly to the PINs of the controllers


Good compromise, most circuitry is electronics, not security
















## I/O PINS

#### MOST CASES

- Can only retrieve or enter data
- RX/TX (reception/transmission) : UART protocol (for communication with a computer)
- ► MISO/MOSI/SCLK/NSS : SPI protocol, fast, but needs 4 pins
- ➤ SDA/SCL : I2C protocol, 2 pins needed for communication with a sensor/actuator or another Arduino
- $\triangleright$  Pins are linked to registers in the  $\mu$ -controller
- Analysis of the program in the  $\mu$ -controller:
  - Check what is done with data received (read on registers)
  - Check what data is sent on the pins (written on registers)

#### PARALLEL PROGRAMMING

- A special mode in which both the serial bus controller and the ATMega328  $\mu$ -controller can be written
- More details later









## **USB** CONNECTOR

#### MOST CASES

- ls actually employed to upload programs on the ATMega328  $\mu$ -controller
- Controlled by the ATMega16U2 controller (USB interface), as well as the previous I2C and UART protocols

#### KEYBOARD AND MOUSE

- ► The USB controller may pose as being connected to several USB devices
- Including a Mouse and a Keyboard in the standard library
- In that case it can send keyboard and mouse events
- ▶ This is used in rogue USB devices (e.g. USB keys) to penetrate a system







## In-Circuitry Serial Programming

#### **USAGE**

- ▶ Update to the serial controller and the ATMega328  $\mu$ -controller
- ► These updates cannot be controlled
- As in Parallel Programming, these updates start with erasing all the memory

#### SECURITY ANALYSIS

- Availability : can be ensured only if reset disabled
- Confidentiality is preserved in case of reset (all bits are really set to 1)
- Integrity :
  - Need to focus on the case of an apparently functioning device
  - Authentication: The device serial number is not sufficient to decide we can send information to this device, the program may have been replaced with a malware







## PARALLEL PROGRAMMING

#### PRINCIPI F

- Uses 20 pins for power, data, and control
- Faster than serial

#### PRACTICAL ASPECT

- Mostly with a dedicated "writer" device set up to program other devices
- Same comments as for ICSP re. capabilities and reset







## SUMMARY

#### SECURITY CONCERNS

- $\triangleright$  Sensitive data inside the  $\mu$ -controller
  - Programs integrity needs to be protected
  - Data integrity and confidentiality
- Attack surface :
  - The pins and the USB plug
  - Information on these pins is either :
    - $\triangleright$  "passive", and given as data in registers of the  $\mu$ -controller
    - ightharpoonup "active", and can reset the  $\mu$ -controller without any recourse
  - In all cases, additional channel: interruptions telling that some data is available (+ internal clock interruptions)
- Next step: look at the internals of the  $\mu$ -controller to check the security of programs







## PLAN

WEB APPLICATIONS

PHYSICAL SECURITY ANALYSIS

THE ATMEL ATMEGA328P CONTROLLER
Memory Model
Memory Security

CONCLUSION







## OUTLINE

# THE ATMEL ATMEGA328P CONTROLLER Memory Model Memory Security







## HARVARD ARCHITECTURE

#### VON NEUMANN ARCHITECTURE

- Unified address space space for data and programs
- Most common at the application level

Windows and Unix processes have a unique address space

#### HARVARD ARCHITECTURE (ATMEGA)

Three disjoint address spaces:

- Program memory (32kB): program code and constant data
- SRAM (2kB): the place where variables' values are stored during the execution of programs, including 16bits registers (L/H)
- ► EEPROM (1kB) : mostly for flags configuring the processor's functions and security
- ► The address 0x200 corresponds to two different bytes, one in the program memory, one in the SRAM

The address space to be used depends on the instruction (different load/store instructions)










## THE SRAM



#### 32 REGISTERS (CBI/SBI AND LD/ST)


- Employed for arithmetic, etc.
- They have names
- X, Y, Z : used for indirect addressing (functions, table of symbols)







## THE SRAM



#### 64 REGISTERS (IN/OUT AND LD/ST)


- Those connected to the "outside"
- They have names too
- Example : stack pointer is here







## THE SRAM



#### OTHER REGISTERS & MEMORY (LD/ST)

- Most registers still have names
- Registers for communication protocols are here
- Only LD/ST can be used to read/write here
- Stack and heap are in the rest of the SRAM







## THE EEPROM

#### INSTRUCTIONS

- LD/ST (load/store) : take 1 address and 1 byte
- LD : copy the byte at that address to the target byte
- > ST : copy the byte into the target address

#### LD/ST AND THE ADDRESS SPACE

- One 16b register at address 0x41-0x42 of the SRAM
- One 8b register at address 0x40 of the SRAM
- ► LD/ST with these registers will interact with the EEPROM instead of the SRAM








### THE PROGRAM MEMORY

#### DESCRIPTION

- Contains the instructions
- Two security levels : Application and BootLoader Space (BLS)
- Instructions are read by the processor
- Possible communication with the SRAM :
  - LPM : Load from address in program memory to address in SRAM
  - SPM : Store from address in SRAM to address in program memory







## EXERCICE

- 1. Make a diagram of the different memory parts, each with the communication channels to and from that part
- 2. How would you model them in the BLP/Biba models?
- 3. What are the subjects and the objects here? What can you say on Access Control?





## OUTLINE

#### THE ATMEL ATMEGA328P CONTROLLER

Memory Model

**Memory Security** 







## THE LPM/SPM INSTRUCTIONS

#### LPM

- This instruction can appear anywhere in the Program Memory
- ► It is very useful to store strings in the program data, before loading them in the memory for further processing
- Its behaviour is controlled by lock bits

#### **SPM**

- This instruction can only be in the Boot Flash Section
- When seen at an address in the Application Flash Section, it is replaced with a NOP
- lts behaviour is also controlled by lock bits







## ACCESS CONTROL ON PHYSICAL PROGRAMMING

|   | Memory Lock Bits |     |     | Protection Type                                  |
|---|------------------|-----|-----|--|
|   | LB Mode          | LB2 | LB1 | i rotection type                                 |
|   | 1                | 1   | 1   | No memory lock                                   |
| Ì | 2                | 1   | 0   | No write with Parallel & Serial Programming      |
| Ì | 3                | 0   | 0   | No read (verification)&write with Parallel & Se- |
|   |                  |     |     | rial Programming                                 |

#### **NOTES**

- Lock bits are in EEPROM, by default (after reset) the value is one, setting a bit means giving it the value 0
- ➤ The (parallel or serial) programmer can still issue a chip erase command, that will unset the lock bits
- Conclusion: Availability cannot be ensured against physical attackers, but confidentiality and integrity can be preserved (against programmers)







## ACCESS CONTROL ON SOFTWARE INSTRUCTIONS (LPM/SPM)

| BLB0<br>Mode | BLB02 | BLB01 | Protection Type   |
|--------------|-------|-------|---|
| 1            | 1     | 1     | No restriction for SPM or LPM access to the Application Section   |
| 2            | 1     | 0     | SPM not allowed to write to the Application Section   |
| 3            | 0     | 0     | above + below   |
| 4            | 0     | 1     | LPM in the BLS not allowed to read the Application Section, interruptions disabled if stored in the BLS while executing the Application Section |

#### NOTES

- What is the security model here?
- Why are interruptions disabled when they are stored in the BLS?







## ACCESS CONTROL ON SOFTWARE INSTRUCTIONS (LPM/SPM)

| BLB1<br>Mode | BLB12 | BLB11 | Protection Type   |
|--------------|-------|-------|---|
| 1            | 1     | 1     | No restriction for SPM or LPM access to the BLS   |
| 2            | 1     | 0     | SPM not allowed to write to the BLS   |
| 3            | 0     | 0     | above + below   |
| 4            | 0     | 1     | LPM in the Application Section not allowed to read the BLS, interruptions disabled if stored in the Application Section while executing the BLS |

#### **NOTES**

- What is the security model here?
- Why are interruptions disabled when they are stored in the Application Section?







## PLAN

WEB APPLICATIONS

PHYSICAL SECURITY ANALYSIS

THE ATMEL ATMEGA328P CONTROLLER

CONCLUSION







## CONCLUSION&MORAL

#### ACCESS CONTROL

- Fine grained access control is possible
- Availability cannot be ensured, but Confidentiality& Integrity can be preserved

#### **AUTHENTICATION**

By default, an identifying serial number is available, but provides no guarantee against Chip Erase and complete reprogramming

Authentification of the physical device or of its software?

- Real authentication with cryptography is possible
- Keys can be kept confidential unless against a very strong attacker

#### MORAL

- As promised, even the old BLP and Biba models inform the design of current systems
- Functionality *vs* Security: "hot" updates (with SPM) are very desirable, but needs to trust the bootloader section

