

Arduino Security



Yannick Chevalier
Université de Toulouse
CSA M1, Security



PLAN

ARDUINO

PHYSICAL SECURITY ANALYSIS

THE ATMEL ATMEGA328P CONTROLLER

CONCLUSION

PRESENTATION

MICRO-CONTROLLER

- ▶ AVR ATMega micro-controller
- ▶ “Harvard” architecture
- ▶ 8 bits native, 16 bits operations

BOARD

In addition to a controller :

- ▶ Power and USB
- ▶ (Lot of) PINs to communicate with **sensors** and **actuators**

APPLICATIONS

- ▶ Basis for robotics, IoT, etc.
- ▶ Teaching embedded systems programming
- ▶ Fast & easy prototyping
- ▶ Ideal for low-cost DIY projects

high-end alternative : Raspberry π


PLAN

ARDUINO

PHYSICAL SECURITY ANALYSIS

THE ATMEL ATMEGA328P CONTROLLER

CONCLUSION



PHYSICAL SECURITY ANALYSIS

1. List the physical areas and the possible communication channels

Goal is to list communication channels with the internal of the μ -controller when having access to the board

= Attack

surface

2. Assess the expertise needed to actually use each of these channels

Goal is to determine who can do what

3. Describe the attack surface without connecting directly to the PINs of the controllers

Good compromise, most circuitry is electronics, not security

PHYSICAL SECURITY ANALYSIS

1. List the physical areas and the possible communication channels

Goal is to list communication channels with the internal of the μ -controller when having access to the board

= Attack

surface

2. Assess the expertise needed to actually use each of these channels

Goal is to determine who can do what

3. Describe the attack surface without connecting directly to the PINs of the controllers

Good compromise, most circuitry is electronics, not security

PHYSICAL SECURITY ANALYSIS

1. List the physical areas and the possible communication channels

Goal is to list communication channels with the internal of the μ -controller when having access to the board

= Attack

surface

2. Assess the expertise needed to actually use each of these channels


Goal is to determine who can do what

3. Describe the attack surface without connecting directly to the PINs of the controllers

Good compromise, most circuitry is electronics, not security

UNO PINOUT

7-12V Depending on current draw



⚠ Absolute MAX per pin 40mA recommended 20mA

⚠ Absolute MAX 200mA for entire package

IOREF provides a logic reference voltage for shields that use it. It is connected to the 5V bus.

R3 Only ⚠

IOREF

RESET

5V

GND

GND

VCC

PCINT0

PCINT1

PCINT2

PCINT3

PCINT4

PCINT5

PCINT6

PCINT7

PCINT8

PCINT9

PCINT10

PCINT11

PCINT12

PCINT13

PCINT14

PCINT15

PCINT16

PCINT17

PCINT18

PCINT19

PCINT20

PCINT21

PCINT22

PCINT23

PCINT24

PCINT25

PCINT26

PCINT27

PCINT28

PCINT29

PCINT30

PCINT31

PCINT32

PCINT33

PCINT34

PCINT35

PCINT36

PCINT37

PCINT38

PCINT39

PCINT40

PCINT41

PCINT42

PCINT43

PCINT44

PCINT45

PCINT46

PCINT47

PCINT48

PCINT49

PCINT50

PCINT51

PCINT52

PCINT53

PCINT54

PCINT55

PCINT56

PCINT57

PCINT58

PCINT59

PCINT60

PCINT61

PCINT62

PCINT63

PCINT64

PCINT65

PCINT66

PCINT67

PCINT68

PCINT69

PCINT70

PCINT71

PCINT72

PCINT73

PCINT74

PCINT75

PCINT76

PCINT77

PCINT78

PCINT79

PCINT80

PCINT81

PCINT82

PCINT83

PCINT84

PCINT85

PCINT86

PCINT87

PCINT88

PCINT89

PCINT90

PCINT91

PCINT92

PCINT93

PCINT94

PCINT95

PCINT96

PCINT97

PCINT98

PCINT99

PCINT100

PCINT101

PCINT102

PCINT103

PCINT104

PCINT105

PCINT106

PCINT107

PCINT108

PCINT109

PCINT110

PCINT111

PCINT112

PCINT113

PCINT114

PCINT115

PCINT116

PCINT117

PCINT118

PCINT119

PCINT120

PCINT121

PCINT122

PCINT123

PCINT124

PCINT125

PCINT126

PCINT127

PCINT128

PCINT129

PCINT130

PCINT131

PCINT132

PCINT133

PCINT134

PCINT135

PCINT136

PCINT137

PCINT138

PCINT139

PCINT140

PCINT141

PCINT142

PCINT143

PCINT144

PCINT145

PCINT146

PCINT147

PCINT148

PCINT149

PCINT150

PCINT151

PCINT152

PCINT153

PCINT154

PCINT155

PCINT156

PCINT157

PCINT158

PCINT159

PCINT160

PCINT161

PCINT162

PCINT163

PCINT164

PCINT165

PCINT166

PCINT167

PCINT168

PCINT169

PCINT170

PCINT171

PCINT172

PCINT173

PCINT174

PCINT175

PCINT176

PCINT177

PCINT178

PCINT179

PCINT180

PCINT181

PCINT182

PCINT183

PCINT184

PCINT185

PCINT186

PCINT187

PCINT188

PCINT189

PCINT190

PCINT191

PCINT192

PCINT193

PCINT194

PCINT195

PCINT196

PCINT197

PCINT198

PCINT199

PCINT200

PCINT201

PCINT202

PCINT203

PCINT204

PCINT205

PCINT206

PCINT207

PCINT208

PCINT209

PCINT210

PCINT211

PCINT212

PCINT213

PCINT214

PCINT215

PCINT216

PCINT217

PCINT218

PCINT219

PCINT220

PCINT221

PCINT222

PCINT223

PCINT224

PCINT225

PCINT226

PCINT227

PCINT228

PCINT229

PCINT230

PCINT231

PCINT232

PCINT233

PCINT234

PCINT235

PCINT236

PCINT237

PCINT238

PCINT239

PCINT240

PCINT241

PCINT242

PCINT243

PCINT244

PCINT245

PCINT246

PCINT247

PCINT248

PCINT249

PCINT250

PCINT251

PCINT252

PCINT253

PCINT254

PCINT255

PCINT256

PCINT257

PCINT258

PCINT259

PCINT260

PCINT261

PCINT262

PCINT263

PCINT264

PCINT265

PCINT266

PCINT267

PCINT268

PCINT269

I/ORef: 5V

Vin: 7-12V DC max.

Serial: Serial is attached to pins 0 and 1, and to the USB-Serial microcontroller on board.

The Uno has a second microcontroller on board to handle USB-to-serial communications. This is the ICSP header for that microcontroller.

I/ORef
Reset
+3.3V
+5V
Gnd
Gnd
Vin

ADC0 GPIO14
ADC1 GPIO15
ADC2 GPIO16
ADC3 GPIO17
SDA ADC4 GPIO18
SCL ADC5 GPIO19

Comm. ADC GPIO

ICSP:
Reset SCK MISO
Gnd MOSI +5V

GPIO18 ADC4 SDA
GPIO19 ADC5 SCL
AREF

Gnd

GPIO13

GPIO12

GPIO11

GPIO10

GPIO9

GPIO8

GPIO7

GPIO6

GPIO5

GPIO4

GPIO3

GPIO2

GPIO1

GPIO0

GPIO

SCK

MISO

MOSI

CS

PWM6

PWM5

PWM3

TX

RX

ADC

Comm.

PWM

Interrupts

PWM11

PWM10

PWM9

PWM6

PWM5

PWM3

INT1

INT0

LED

I/O PINS

MOST CASES

- ▶ Can only retrieve or enter data
- ▶ RX/TX (reception/transmission) : UART protocol (for communication with a computer)
- ▶ MISO/MOSI/SCLK/NSS : SPI protocol, fast, but needs 4 pins
- ▶ SDA/SCL : I2C protocol, 2 pins needed for communication with a sensor/actuator or another Arduino
- ▶ Pins are linked to registers in the μ -controller
- ▶ Analysis of the program in the μ -controller :
 - ▶ Check what is done with data received (read on registers)
 - ▶ Check what data is sent on the pins (written on registers)

PARALLEL PROGRAMMING

- ▶ A special mode in which both the serial bus controller and the ATmega328 μ -controller can be written
- ▶ More details later

USB CONNECTOR

MOST CASES

- ▶ Is actually employed to upload programs on the ATMega328 μ -controller
- ▶ Controlled by the ATMega16U2 controller (USB interface), as well as the previous I2C and UART protocols

KEYBOARD AND MOUSE

- ▶ The USB controller may pose as being connected to several USB devices
- ▶ Including a Mouse and a Keyboard in the standard library
- ▶ In that case it can send keyboard and mouse events
- ▶ This is used in rogue USB devices (*e.g.* USB keys) to penetrate a system

IN-CIRCUITRY SERIAL PROGRAMMING

USAGE

- ▶ Update to the serial controller **and** the ATmega328 μ -controller
- ▶ These updates **cannot** be controlled
- ▶ As in Parallel Programming, these updates start with erasing all the memory

SECURITY ANALYSIS

- ▶ Availability : can be ensured only if reset disabled
- ▶ Confidentiality is preserved in case of reset (all bits are really set to 1)
- ▶ Integrity :
 - ▶ Need to focus on the case of an apparently functioning device
 - ▶ Authentication : The device serial number is not sufficient to decide we can send information to this device, the program may have been replaced with a malware

PARALLEL PROGRAMMING

PRINCIPLE

- ▶ Uses 20 pins for power, data, and control
- ▶ Faster than serial

PRACTICAL ASPECT

- ▶ Mostly with a dedicated “writer” device set up to program other devices
- ▶ Same comments as for ICSP *re.* capabilities and reset

SUMMARY

SECURITY CONCERNS

- ▶ Sensitive data inside the μ -controller
 - ▶ Programs integrity needs to be protected
 - ▶ Data integrity and confidentiality
- ▶ Attack surface :
 - ▶ The pins and the USB plug
 - ▶ Information on these pins is either :
 - ▶ “passive”, and given as data in registers of the μ -controller
 - ▶ “active”, and can reset the μ -controller without any recourse
 - ▶ In all cases, additional channel : interruptions telling that some data is available (+ internal clock interruptions)
- ▶ Next step : look at the internals of the μ -controller to check the security of programs

PLAN

ARDUINO

PHYSICAL SECURITY ANALYSIS

THE ATMEL ATMEGA328P CONTROLLER

Memory Model

Memory Security

CONCLUSION

OUTLINE

THE ATMEL ATMEGA328P CONTROLLER

Memory Model

Memory Security

HARVARD ARCHITECTURE

VON NEUMANN ARCHITECTURE

- ▶ Unified address space for data and programs
- ▶ Most common at the application level

Windows and Unix processes have a unique address space


HARVARD ARCHITECTURE (ATMEGA)

Three disjoint address spaces :

- ▶ Program memory (32kB) : program code and constant data
- ▶ SRAM (2kB) : the place where variables' values are stored during the execution of programs, including 16bits registers (L/H)
- ▶ EEPROM (1kB) : mostly for flags configuring the processor's functions and security
- ▶ The address 0×200 corresponds to two different bytes, one in the program memory, one in the SRAM

The address space to be used depends on the instruction (different load/store instructions)


THE SRAM



32 REGISTERS (CBI/SBI AND LD/ST)

- ▶ Employed for arithmetic, etc.
- ▶ They have names
- ▶ X, Y, Z : used for indirect addressing (functions, table of symbols)


THE SRAM



64 REGISTERS (IN/OUT AND LD/ST)

- ▶ Those connected to the “outside”
- ▶ They have names too
- ▶ Example : stack pointer is here

THE SRAM



OTHER REGISTERS & MEMORY (LD/ST)

- ▶ Most registers still have names
- ▶ Registers for communication protocols are here
- ▶ Only LD/ST can be used to read/write here
- ▶ Stack and heap are in the rest of the SRAM

THE EEPROM

INSTRUCTIONS

- ▶ LD/ST (load/store) : take 1 address and 1 byte
- ▶ LD : copy the byte at that address to the target byte
- ▶ ST : copy the byte into the target address


LD/ST AND THE ADDRESS SPACE

- ▶ One 16b register at address $0x41-0x42$ of the SRAM
- ▶ One 8b register at address $0x40$ of the SRAM
- ▶ LD/ST with these registers will interact with the EEPROM instead of the SRAM

THE PROGRAM MEMORY

DESCRIPTION

- ▶ Contains the instructions
- ▶ Two security levels :
Application and BootLoader Space (BLS)
- ▶ Instructions are read by the processor
- ▶ Possible communication with the SRAM :
 - ▶ LPM : Load from address in program memory to address in SRAM
 - ▶ SPM : Store from address in SRAM to address in program memory



EXERCICE

1. Make a diagram of the different memory parts, each with the communication channels to and from that part
2. How would you model them in the BLP/Biba models ?
3. What are the subjects and the objects here ? What can you say on Access Control ?

OUTLINE

THE ATMEL ATMEGA328P CONTROLLER

Memory Model

Memory Security

THE LPM/SPM INSTRUCTIONS

LPM

- ▶ This instruction can appear anywhere in the Program Memory
- ▶ It is very useful to store strings in the program data, before loading them in the memory for further processing
- ▶ Its behaviour is controlled by lock bits

SPM

- ▶ This instruction can only be in the Boot Flash Section
- ▶ When seen at an address in the Application Flash Section, it is replaced with a NOP
- ▶ Its behaviour is also controlled by lock bits

ACCESS CONTROL ON PHYSICAL PROGRAMMING

Memory Lock Bits			Protection Type
LB Mode	LB2	LB1	
1	1	1	No memory lock
2	1	0	No write with Parallel & Serial Programming
3	0	0	No read (verification)&write with Parallel & Serial Programming

NOTES

- ▶ Lock bits are in EEPROM, by default (after reset) the value is one, setting a bit means giving it the value 0
- ▶ The (parallel or serial) programmer can still issue a **chip erase** command, that will unset the lock bits
- ▶ Conclusion : Availability cannot be ensured against physical attackers, but confidentiality and integrity can be preserved (against programmers)

ACCESS CONTROL ON SOFTWARE INSTRUCTIONS (LPM/SPM)

BLB0 Mode	BLB02	BLB01	Protection Type
1	1	1	No restriction for SPM or LPM access to the Application Section
2	1	0	SPM not allowed to write to the Application Section
3	0	0	above + below
4	0	1	LPM in the BLS not allowed to read the Application Section, interruptions disabled if stored in the BLS while executing the Application Section

NOTES

- ▶ What is the security model here ?
- ▶ Why are interruptions disabled when they are stored in the BLS ?

ACCESS CONTROL ON SOFTWARE INSTRUCTIONS (LPM/SPM)

BLB1 Mode	BLB12	BLB11	Protection Type
1	1	1	No restriction for SPM or LPM access to the BLS
2	1	0	SPM not allowed to write to the BLS
3	0	0	above + below
4	0	1	LPM in the Application Section not allowed to read the BLS, interruptions disabled if stored in the Application Section while executing the BLS

NOTES

- ▶ What is the security model here ?
- ▶ Why are interruptions disabled when they are stored in the Application Section ?

PLAN

ARDUINO

PHYSICAL SECURITY ANALYSIS

THE ATMEL ATMEGA328P CONTROLLER

CONCLUSION

CONCLUSION&MORAL

ACCESS CONTROL

- ▶ Fine grained access control is possible
- ▶ Availability cannot be ensured, but Confidentiality& Integrity can be preserved

AUTHENTICATION

- ▶ By default, an identifying serial number is available, but provides no guarantee against Chip Erase and complete reprogramming

Authentication of the physical device or of its software ?

- ▶ Real authentication with cryptography is possible
- ▶ Keys can be kept confidential unless against a very strong attacker

MORAL

- ▶ As promised, even the old BLP and Biba models inform the design of current systems
- ▶ Functionality vs Security : “hot” updates (with SPM) are very desirable, but needs to trust the bootloader section