# **TABLE OF CONTENTS:**

- → INTRODUCTION
- → COMPONENTS
  - 1. LATCHES
  - 2. 4:16 DECODER
  - 3. STUDENT-UNIQUE FSM (FINITE STATE MACHINE)
  - 4. 7-SEGMENT DISPLAY
  - 5. ALU (ARITHMETIC LOGICAL UNIT) PROBLEM 1
  - 6. ALU (ARITHMETIC LOGICAL UNIT) PROBLEM 2
  - 7. MODIFIED 7-SEGMENT DISPLAY FOR PROBLEM 3 ALU
  - 8. ALU (ARITHMETIC LOGICAL UNIT) PROBLEM 3
- → CONCLUSION

### **INTRODUCTION:**

The main objective of this lab is to design and construct three general processing units (GPUs) using components from previous labs in unison with new knowledge of sequential circuits and arithmetic logic units. To construct the GPU, two latches, an ALU, a seven segment display converter and a control unit which is comprised of a 4:16 decoder and a finite state machine (FSM) will be used. Overall the processor should take two 8-bit inputs and perform an operation on them based on the microcode produced by the control unit. The results from the components will then be ran through a seven segment display converter and displayed.

#### **COMPONENTS:**


#### 1. LATCHES

Two latches were used for the Arithmetic Logic Unit and were storage for the two inputs, A and B. Essentially, a Latch is a storage unit that holds required data using a signal. The signal in this case would be the clock input which is used to determine the value of Q alongside the input of X. The latches used in this case are both D flip-flops as they are controlled by the clock and the changes in state are at each rising edge of the clock. As shown in the truth table in *Table 1*, if the clock has a value of 0 and the, value of the output (q) would be 0 and when the clock has a value of 1, the output (q) would match the value of X.

Figure 1: VHDL Code for the Latch

```
Quartus II 64-Bit - C:/Users/Yanny/Desktop/COE 328 LABS/COE 328 LAB 6/lab6 - lab6
File Edit View Project Assignments Processing Tools Window Help 🐬
                                                                                                  Se
☐ 🚰 🗐 🐰 🖺 🖺 🤟 🖰 [lab6]
                                             ×
                                                         latch 1.vhd
                                                                         Compilation Report - lab6
Project Navigator
                            Files
  latch 1.vhd
                                   LIBRARY ieee;
                             1
  ALU.vhd
                              2
                                  use ieee.std logic 1164.all;
  4to 16decode.vhd
                              3
                              4
                                 mentity latchl is
  machine.vhd
                                port(X: in std_logic_vector(7 downto 0);--8 bit input
                              5
  sseg.vhd
                                          Resetn, Clock: in std logic; -- 1 bit reset, clock input
                              6
  problem 1.bdf
                              7
                                           q: out std_logic_vector(7 downto 0));
                                 end latch1;
                              8
  part1wave.vwf
                                Farchitecture behavior of latchl is
                              9
  latch_timing_diagram.vwf
                             10
                                - Degin
                                process(Resetn, Clock)
                             11
                             12
                                      begin
                             13
                             14 =
                                        if Resetn = '0' then
                             15
                                           q<="00000000";
                                         elsif Clock'EVENT AND Clock='1' THEN
                             16
                             17
                                           q \le X;
                             18
                                        end if;
                             19
                                      end process;
                                 end behavior;
                             20
```


Figure 2: The compiled timing diagram for the Latch



**Table 1:** The truth table for the Latch

Clock	X	q(t+1)
0	X [DONT CARE]	q(t)
1	0	0
1	1	1

**Component 1:** The circuit diagram for the latch




By comparing the truth table with the compiled waveform it can be seen that the latch was successfully constructed as when the clock is 0, the output is also 0. When the Clock is 1, the output matches the value of the input X which corresponds to the truth table which means that the latch is operational and the two needed latches can be implemented.

### 2. 4:16 **DECODER**

The 4 to 16 decoder takes the 4-bit input from the finite state machine and outputs a unique 16-bit output. This output is then used as input for the main ALU.

Figure 3: VHDL Code for the 4:16 Decoder



Ble Edit View Smulation Help ♥ Pointer: 4.17 ns A[1] B0 Simulation Waveform Editor - [lab6.sim.vwf (Read-Only)] File Edit View Simulation Help • Search altera.com End: 0 ps Master Time Bar: 0 ps ◆ Pointer: 1.77 ns Interval: 1.77 ns Start: 0 ps 0 ps 80.0 ns 160.0 ns 240.0 ns 320.0 ns 400.0 ns 480.0 ns 560.0 ns 640.0 ns Value at 0 ps 0 ps 0000 \ 0001 \ 0010 \ 0011 \ 0100 \ 0101 \ 0101 \ 0110 \ 0111 \ 0100 \ 0111 \ 1000 \ 1001 \ 1011 \ 1100 \ 1111 <u>i</u> → A B 0000 in B 1 **₩** ∨ у (abaada)Xabaada)Xabaada)Xabaada)Xabaada)Xabaada)Xabaada(xabaad B 000000000 out B 0 out y[1] В0 out y[2] B 0 out В 0 out ----В 0 out B 0 out В 0 out B 0 out y[8] В0 out y[9] B 0 out y[10] B 0 out y[11] B 0 out y[12] B 0 out y[13] B 0 out y[14] B 0 out y[15] B 1

Figure 4: Compiled Waveform for the 4:16 Decoder


Note: Two Screenshots were provided for a better view of the waveforms

**Table 2:** The Truth Table for the 4:16 Decoder

A	y
0000	00000000000001
0001	00000000000010
0010	00000000000100
0011	00000000001000

1
00000000010000
000000000100000
000000001000000
000000010000000
000000100000000
0000001000000000
000001000000000
000010000000000
000100000000000
001000000000000
010000000000000
100000000000000

**Component 2:** The circuit diagram for the decoder



For the waveform, the enable is assigned a value of 1 for the entirety of the diagram while the values for each input, A, were given a 4-bit binary number starting at 0 and going up to 15. The desired outcome was achieved as the timing diagram matches up with the results in the truth table which means that the 4:16 decoder was successfully made using VHDL.

### 3. STUDENT-UNIQUE FSM (FINITE STATE MACHINE)

The Finite State Machine which was used to construct the ALU was taken from the previous lab where a Mealy machine was constructed. Essentially, the machine cycles through states from 0 to 8, and the next state is determined based on the input data and the design of the machine. As seen in *Figure 5*, if the machine were to start off at State 0 and the input data was 1, the value assigned to d2 would be outputted and the next state would be State 3. This will happen until the final state is reached where it will transition back to the zeroth state and start over. The values in the machine correspond to a single digit of a student number. As the machine cycles through each state, the corresponding value will be outputted which would just be a single digit of the student number in binary and the current state will be sent to the 4:16 decoder which will essentially be the microcode for the ALU. Overall, the function of the finite state machine will be to cycle through the states and values creating a unique pattern for the controller sequence.

Figure 5: Mealy Machine Design demonstrating state changes based on input data

Meal: F5M #11






Figure 6: The VHDL Code for the Mealy Machine










Figure 7: Compiled Waveform for the Mealy Machine



**Table 3:** The Truth Table for the FSM

	INPUT		INPUT OUTPUT		PUT
Current State	w = 0	w = 1	w = 0	w = 1	
0000	0000	0011	0101	0000	
0001	0001	0000	0101	0101	
0010	0010	0100	0000	0010	
0011	0011	0111	0000	0001	
0100	0100	1000	0010	0101	
0101	0101	0001	0101	0101	
0110	0110	0010	0001	0000	
0111	0111	0110	0001	0001	
1000	1000	0101	0101	0101	

**Component 3:** The circuit diagram for the FSM




Upon comparison it can be seen that the truth table and the compiled waveform match and the desired outcomes are produced. Since the input data was given a value of 1 for the entirety of the waveform, the inputs, and outputs where w = 1 will be used. Starting with the states, it can be seen that with a data-in of 1, the states cycle from 1 to 3 to 7 and so on which

corresponds to the states shown in the truth table. As for the values themselves, the correct output was produced since the desired student number was outputted (501102555) in binary. This indicates that the FSM was successful and was constructed correctly.

#### 4. 7-SEGMENT DISPLAY

The seven-segment display was re-used from previous labs. Essentially the code takes a 4-bit input and outputs a 7-bit output which can be used to display the integer value of the input on a seven-segment display. The VHDL code uses "when" statements to check the input and output the set value in the code as seen in *Figure 8*. In the lab, multiple seven-segment displays were used to display the student id, FSM values, and even the output from the ALU itself.

Figure 8: The VHDL Code for the seven-segment display






Figure 9: Compiled Waveform for the seven-segment display




Table 4: The Truth Table for the seven-segment display

INPUT (bcd)	OUTPUT (leds)
0000	1111110
0001	0110000
0010	1101101
0011	1111001
0100	0110011
0101	1011011
0110	1011111
0111	1110000

1000	1111111
1001	1110011
1010	1110111 (A)
1011	0011111 (B)
1100	1001110 (C)
1101	0111101 (D)
1110	1001111 (E)
1111	1000111 (F)

INPUT (sign)	OUTPUT (ledss)
0	0000000
1	0000001

**Component 4:** The circuit diagram for the sseg

```
| bcd[3..0] | leds[0..6] | sign | ledss[0..6] | inst8
```

Once again, comparing the truth table with the waveform reveals that the sseg was correctly constructed and can be used for the final ALU design. As seen by the waveform, each input ranging from 0 to 15 was correctly converted to its corresponding value suitable for a seven-segment display. When the "sign" input is changed to a value of 1, it can be seen that the value of ledss also changes to a value of 0000001 which would be a negative sign if shown on a seven-segment display. Overall it can be concluded that the seven-segment display works as expected and can be used towards the final design of the ALU.

# 5. ALU (ARITHMETIC LOGICAL UNIT) - PROBLEM 1

The ALU is the logic component of the processor as it's the unit that does the majority of operations in the processor. Based on the state of the FSM, the ALU does an operation. The output from FSM is sent to the 4:16 decoder which takes the 4-bit input which represents the state number in binary and decodes it to a 16-bit number in binary which is then used as the microcode for the processor. The microcode essentially tells the ALU what operation to execute. In this processor, there were a total of 9 microcodes which means the ALU has a total of 9 operations it can conduct based on the microcode that is inputted. Overall there are 5 inputs that were fed into the ALU, the clock, variables A and B, the student id, and the microcode (OP). In this part of the lab, the student id is not used in any logical calculations so the input on the ALU for student id is set to ground. The output "Neg", is used for the difference operation in the ALU as if B is greater than A, "Neg" is set to 1 to indicate that the difference between A and B is negative which will be shown as a negative sign after processed by the sseg block. The clock is a shared input between the ALU, the latches, and the FSM. The clock input was set to alternate between 1 and 0 which allows the ALU to periodically check the microcode input and execute the required operation. To explain the general operation of this GPU, variables A and B are inputted into the two latches as 8-bit binary numbers along with the clock. These variables are then sent to the ALU where they will be used as the values for each operation. The control unit which consists of the FSM and the decoder will be fed a reset, clock, and data in input which will cause the FSM to produce outputs for the student id and the current state. The student id is then sent to a seven-segment display block which will take the 4-bit student id and convert it so that it's suitable for a seven-segment display. The current state produced by the FSM will then be sent to the decoder which will output a 16-bit value that is then fed into the ALU as the microcode. With the inputs from the latches and the control unit, the ALU checks the microcode and performs the required operations with variables A and B, outputting 2 4-bit values which are then fed into two seven-segment displays. As seen in *Table 5*, the microcodes along with their respective operations are listed and the block diagram for the GPU can be found in Figure 10.

**Table 5:** ALU operations with corresponding microcode for problem 1

MICROCODE	BOOLEAN OPERATION	
00000000000001	sum(A, B)	
000000000000010	diff(A, B)	
000000000000100	Ā	
00000000001000	$\overline{A \bullet B}$	
00000000010000	$\overline{A + B}$	


000000000100000	$A \bullet B$
000000001000000	$A \oplus B$
000000010000000	A + B
000000100000000	$\overline{A \oplus B}$

**Figure 10:** VHDL Code for ALU (For Problem 1)

```
Quartus II 64-Bit - C:/Users/Yanny/Desktop/COE 328 LABS/COE 328 LAB 6/lab6 - lab6
                                                                                                                     File Edit View Project Assignments Processing Tools Window Help
                                                                                                                            •
 ☐ 🔓 🖟 🗿 🐰 🛅 造 🔊 🕲 🛮 lab6
                                                      🏮 🗗 🗶 🌒 ALU_problem2.vhd 🗵 💮 problem1.bdf 🖸 🇼 ALU.vhd 🖸 🔷 Compilation Report - lab6 🗵 🗼 sseg.vhd 🖸
Project Navigator
Files
                              abd latch 1. vhd
                                      ieee:
  ALU.vhd
                                    e.std_logic_l164.all;
e.std_logic_unsigned.all;
  machine.vhd
                                     e.numeric std.all;
  abd sseg.vhd
                                   ⊟ALU is
  problem 1.bdf
                                   mk: in std_logic;
  part1wave.vwf
                                    ,B: in unsigned(7 downto 0);
   latch_timing_diagram.vwf
                                     tudent_id: in unsigned(3 downto 0);
                                     P: in unsigned(15 downto 0);
  decode.vhd
                               10
                                     eg: out std logic;
  decode_timing_diagram.vwf
                               11
                                     1: out unsigned(3 downto 0);
  fsm_timing_diagram.vwf
                                    -2: out unsigned(3 downto 0));
  sseg_timing_diagram.vwf
                                   Ecture calculation of ALU is
  ALU_timing_diagram.vwf
                                   al Reg1,Reg2,Result: unsigned(7 downto 0); --:=(others=>'0');
al Reg4: unsigned(0 to 7);
                               15
  ALUComponent_timing_diagram.vw
                               16
  ALU_problem2.vhd
                                  Πn
                               17
                                    <= A; --temporarily storing A into Reg1
<= B; --temporarily storing B into Reg2</pre>
                               18
  ALU_problem3.vhd
                               19
  modsseg.vhd
                                   ⊟ess(Clk, OP)
  problem2.bdf
                               21
  problem3.bdf
                               22
                                   f(rising edge(Clk))THEN
                                   Gase OP is
| WHEN "0000000000000001" =>
                               23
  ALU2_timing_diagram.vwf
                               24
                                             Result<= (Reg1 + Reg2);
                               25
                               26
                               27
                                          WHEN "0000000000000010" =>
                               28
                                             if(Reg2>Reg1) then
                                   29
                                                Result <= (Reg1 + (NOT Reg2 + 1)); --does two's comp for Reg2
                               30
                                                Neg<='l'; --sets neg to 1
                               31
                                   Result<=(Reg1-Reg2);
                               32
                                                Neg<='0':
                               33
                               34
                                             end if;
                               35
                               36
                                          WHEN "0000000000000100" =>
                               37
                                             Result<= NOT Regl; --inversion
                               38
                                             Neg<='0';
                               39
                                          WHEN "000000000001000" =>
                               40
                                             Result<= Regl NAND Reg2; --NAND
                               41
                               42
                                             Neg<='0';
                               43
                               44
                                          WHEN "000000000010000" =>
                               45
                                             Result<= Reg1 NOR Reg2; --NOR
                               46
                                             Nea<='0';
```

```
48
49
                                               WHEN "0000000000100000" =>
                                                  Result<= Regl AND Reg2; --AND
                                  50
                                                  Neg<='0';
                                  51
                                  52
53
                                               WHEN "000000001000000" =>
                                                  Result<= Reg1 OR Reg2; --OR Neg<='0';
                                  54
55
56
                                               WHEN "0000000010000000" =>
                                  57
                                                  Result<= Reg1 XOR Reg2; --XOR
                                  58
                                                  Neg<='0';
                                  59
                                               WHEN "0000000100000000" =>
                                  60
                                                  Result<= Reg1 XNOR Reg2; --XNOR Neg<='0';
                                  61
62
63
64
65
                                               WHEN OTHERS => Result<="----"; --Does nothing since its dont care
                                           end case;
                                  66
                                          nd if;
                                  67
                                  68
                                          \label{eq:Result} \textbf{Result(3 downto 0); --splits 8-bit result into two 4-bit results}
                                  69
70
                                          Result(7 downto 4);
                                         -culation;
<
```

Figure 11: Block Diagram for the final GPU for problem 1



Simulation Waveform Editor - [lab6.sim.vwf (Read-Only)] × File Edit View Simulation Help Search altera.com | 💫 🔩 | 蒸 凸 九 🌊 江 洭 聮 🔀 🗷 🗷 🗷 🗷 👭 🔜 🐘 Master Time Bar: 0 ps ◆ Pointer: 24.86 ns Interval: 24.86 ns Start: End: 0 ps 80.0 ns 160.0 ns 240.0 ns 320.0 ns 400.0 ns 480.0 ns 560.0 ns 640.0 ns 720.0 ns 800.0 ns 880.0 ns 960.0 ns Value at 0 ps 00000011 B 00000011 B 00000100 00000100 > B B 1 data\_in B 1 in B 1 響 1110000 1111110 | 1000111 | 1110000 | 1001 B 1111110 1111110 1110000 X 1000111 1001110 X 1111111 1000111 X 1111110 X 1000111 X 1111110 X001 \*\* 1111110 1000111 B 1111110 0000000 B 0000000 1111110 | 1101101 B 1011011 0110000 1011011

Figure 12: Compiled Waveform for the finished GPU

# 6. ALU (ARITHMETIC LOGICAL UNIT) - PROBLEM 2

For the second part of the lab, the main function of the general processing unit was the same except the operations performed by the ALU were different. For the set of operations to be performed problem set c) was used as seen in *Table 6*. In terms of the input and output, the variables and their function were the exact same as the first part of the lab, although the values that were outputted were different as the ALU performed a different set of operations. Just as the previous part, the ALU does not use the student id in any logical calculations rather, it is simply fed into a seven segment display directly from the FSM and outputted. Below, the VHDL code, the finished block diagram and its respective waveform are shown for further reference.

<b>Table 6:</b> ALU	operations wi	th correspond	ing microcod	le for problem 2
---------------------	---------------	---------------	--------------	------------------

MICROCODE	BOOLEAN OPERATION
000000000000001	Produce the difference between A and B
000000000000010	Produce the 2's complement of B
00000000000100	Swap the lower 4 bits of A with lower 4 bits of B
00000000001000	Produce null on the output
00000000010000	Decrement B by 5

000000000100000	Invert the bit-significance order of A
000000001000000	Shift B to left by three bits, input bit = 1 (SHL)
000000010000000	Increment A by 3
000000100000000	Invert all bits of B

**Figure 13:** VHDL Code for ALU (For Problem 2)

```
Quartus II 64-Bit - C:/Users/Yanny/Desktop/COE 328 LABS/COE 328 LAB 6/lab6 - lab6
                                                                                                                    ×
File Edit View Project Assignments Processing Tools Window Help
                                                                                                                     Search altera.com
                                                     ☐ 🚰 🗐 🐰 🖺 🤼 🔊 🔼 lab6
                     🗜 🗗 🗙 🗼 ALU_problem2.vhd 🗵 🔀 problem1.bdf 🗵 🍁 ALU.vhd 🗵 🝁 Compilation Report - lab6 🗵 🗼 sseg.vhd 🗵
Files
                             國 | AA 👫 (7 | 享 享 | O OF 10 O<sub>K</sub> (N | O S | V | 257 ab/ | ⇒ 国 国 国
  latch 1. vhd
                                    library ieee;
  ALU.vhd
                                    use ieee.std_logic_l164.all;
  machine.vhd
                               3
                                    use ieee.std_logic_unsigned.all;
                                    use ieee.numeric std.all;
  abd sseg.vhd
                                  entity ALU_problem2 is
                               5
  problem 1.bdf
                                  port(Clk: in std_logic;
  part1wave.vwf
                                          A,B: in unsigned(7 downto 0);
                                          student_id: in unsigned(3 downto 0);
  latch_timing_diagram.vwf
                               8
                                          OP: in unsigned(15 downto 0);
  decode.vhd
                                          Neg: out std_logic;
                              10
  decode_timing_diagram.vwf
                              11
                                          R1: out unsigned(3 downto 0);
  fsm_timing_diagram.vwf
                                          R2: out unsigned(3 downto 0));
                              12
                                   end ALU_problem2;
                              13
  sseg_timing_diagram.vwf
                                  ⊟architecture calculation of ALU problem2 is
                              14
  ALU_timing_diagram.vwf
                              15
                                      signal Regl, Reg2, Result: unsigned(7 downto 0):=(others=>'0');
  ALUComponent_timing_diagram.vw
                              16
                                       signal Reg4: unsigned(0 to 7);
  ALU_problem2.vhd
                              17
                                  begin
                                       Regl <= A; --temporarily storing A into Regl
                              18
  ALU_problem3.vhd
                                       Reg2 <= B; --temporarily storing B into Reg2
  modsseg.vhd
                              20
                                       process(Clk, OP)
  problem2.bdf
                              21
                                       begin
  problem3.bdf
                              22
                                          if(rising_edge(Clk))THEN
  ALU2_timing_diagram.vwf
                              23
                                   case OP is
                              24
                                                WHEN "0000000000000001" => --1
                              25
                                                   if(Reg2>Reg1) then
                              26
                                                      Result <= (Regl + (NOT Reg2 + 1));
                              27
                                                      Neg<='l'; --sets neg to 1
                              28
                                                    else
                              29
                                                      Result<=(Reg1-Reg2);
                              30
                                                      Neα<='0';
                              31
                                                   end if:
                              32
                                                 WHEN "00000000000000010" => --2
                              33
                              34
                                                   Result <= (NOT Reg2 + 1);
                                                   Neg<='0';
                              35
                              36
                              37
                                                 Result<= Regl;
                              38
                              39
                                                   Result(0) <= Reg2(0);
                                                   Result(1) <= Reg2(1);
                              40
                                                   Result(2) <= Reg2(2);
                              41
                                                   Result(3) <= Reg2(3);
                              42
                              43
                                                   Neg<='0';
                                                 WHEN "000000000000000000000" => --4
                              45
                                                   Result<= null;
                                                   Neg<='0';
```

```
- 🗆 X
Quartus II 64-Bit - C:/Users/Yanny/Desktop/COE 328 LABS/COE 328 LAB 6/lab6 - lab6
File Edit View Project Assignments Processing Tools Window Help
                                                                                                 Search altera.com
                                                                                                                 •
                                                   □ 🔓 🖟 🦪 🐰 ¼ 🗈 🖺 💪 🖒 🖂 lab6
Project Navigator
                    📭 🗗 🗙 🌑 ALU_problem2.vhd 🔼 📸 problem1.bdf 🔃 🔷 ALU.vhd 🔃 🕁 Compilation Report - lab6 🖂 🔷 sseg.vhd 🖸
Files
                            latch 1.vhd
  ALU.vhd
                             49
                                               WHEN "0000000000010000" => --5
  machine.vhd
                             50
                                                  if(5>Reg2) then
                             51
                                                     Result <= (Reg2 + 11111011);
  sseg.vhd
                             52
                                                     Neg<='l'; --sets neg to 1
  problem 1.bdf
                             53
  part1wave.vwf
                             54
                                                    Result<=(Reg2 - 5);
  latch_timing_diagram.vwf
                             55
                                                    Neg<='0';
                             56
                                                  end if:
  decode.vhd
                             57
  decode_timing_diagram.vwf
                                               WHEN "0000000000100000" => --6
                             58
  fsm_timing_diagram.vwf
                                                  Result<= Regl;
                             59
                                                  Result(0) <= Regl(7);</pre>
  sseg_timing_diagram.vwf
                             60
                                                  Result(1) <= Regl(6);
                             61
  ALU_timing_diagram.vwf
                                                  Result(2) <= Regl(5);
                             62
  ALUComponent_timing_diagram.vw
                                                  Result(3) <= Regl(4);
                             63
  ALU_problem2.vhd
                                                  Result(4) <= Regl(3);
                             64
                                                  Result(5) <= Regl(2);
                             65
  ALU_problem3.vhd
                                                  Result(6) <= Regl(1);
                             66
  modsseg.vhd
                                                  Result(7) <= Regl(0);
                             67
  problem2.bdf
                                                  Neg<='0';
                             68
  problem3.bdf
                             69
                             70
                                               WHEN "0000000001000000" => --7
  ALU2_timing_diagram.vwf
                                                  Result<= shift_left(unsigned(Reg2), 3);
Result(0) <= '1';</pre>
                             71
                             72
                             73
                                                  Result(1) <= '1';
                                                  Result(2) <= '1';
                             74
                             75
                                                  Result(3) <= '1';
                             76
                                                  Result(4) <= '1';
                             77
                                                  Neg<='0';
                             78
                                               WHEN "0000000010000000" => --8
                             79
                             80
                                                  Result<= Regl + 3;
                             81
                                                  Neg<='0';
                             82
                                               WHEN "0000000100000000" => --9
                             83
                                                  Result<= (NOT Reg2);
                             84
                                                  Neg<='0';
                             85
                             86
                                               WHEN OTHERS => Result<="----"; --Does nothing since its dont care
                             87
                                            end case:
                             88
                                         end if;
                             89
                                      end process;
                             90
                             91
                                      R1<= Result(3 downto 0); --splits 8-bit result into two 4-bit results
                             92
                                      R2<= Result(7 downto 4);
                                  end calculation;
                             93
                             94
```

Figure 14: Block Diagram for the final GPU for problem 2





Figure 15: Compiled Waveform for the finished GPU




### 7. MODIFIED 7-SEGMENT DISPLAY FOR PROBLEM 3 ALU

For the third part of the lab, the seven segment display code was modified to display a 'y' or 'n' based on the input. Essentially the objective of the third segment of the lab is to determine if the student number outputted at each microcode has an even parity or not. The main function of the ALU will further be discussed in the next section as the main focus of this section is the display code itself. If the value "0000" was inputted, the output would be "0111011" which creates a 'y' in the seven segment display. Likewise, the value "0001" produces the output,

"0010101" which creates a 'n' in the display. Below the VHDL code, the circuit diagram and the produced waveform are shown. To verify if the component is operational, the inputs and outputs will be tested to see if the correct symbol is displayed.

Figure 16: VHDL Code for the modified seven segment display



**Component 5:** The circuit diagram for the modified sseg





Figure 17: Compiled Waveform for the modified sseg



As seen above the desired outputs are achieved which means that the modified seven segment display code is operational and can be used for the third segment of the lab.

# 8. ALU (ARITHMETIC LOGICAL UNIT) - PROBLEM 3

The main purpose of the third segment of the lab was to modify the logical unit to perform a single operation multiple times with different inputs which are fed in with each period of the clock. As mentioned earlier, the operation in this case was to check the inputted student id from the FSM and to check the parity. When the amount of 1's in a binary number are even, it is said that the number has even parity. To check this condition, the inputted 4-bit student id was split into separate bits and XOR'd. This meant that if there was an even parity, the result would have a value of "0000" which would output 'y' when sent to the modified seven segment display code. As seen below in *Figure 18*, the ALU code was changed quite a bit but the overall structure of the code remained unchanged. Firstly, "Result" was changed from a 8 bit to a 4-bit signal and the signal, and "Reg4" was assigned the input, "student\_id". Next the main logic for the parity check was written and pasted into each microcode condition so the same logic is executed regardless of the microcode. Overall the ALU now the same 5 inputs but only one output, "yn". As opposed to the previous segments of the lab, the "student\_id" input is now used in the actual logic of the ALU.

**Table 7:** ALU operations with corresponding microcode for problem 3

MICROCODE	BOOLEAN OPERATION	Student Number	Expected Result
00000000000000001	Check even parity	5 (0101)	Y
00000000000000010	Check even parity	0 (0000)	N
0000000000000100	Check even parity	1 (0001)	N
000000000001000	Check even parity	1 (0001)	N

000000000010000	Check even parity	0 (0000)	N
000000000100000	Check even parity	2 (0010)	N
000000001000000	Check even parity	5 (0101)	Y
000000010000000	Check even parity	5 (0101)	Y
000000100000000	Check even parity	5 (0101)	Y

**Figure 18:** VHDL Code for ALU (For Problem 3)

```
Quartus II 64-Bit - C:/Users/Yanny/Desktop/COE 328 LABS/COE 328 LAB 6/lab6 - lab6
                                                                                                                 File Edit View Project Assignments Processing Tools Window Help
                                                                                                         Search altera.com
                                                       [ab6] [ab6] [ab6] [ab6] [ab6] [ab6] [ab6]
                      7 ₺ x 👸 problem2.bdf 🗵 📸 problem3.bdf 🖸 🇼 ALU_problem3.vhd 🔼 🍑 Compilation Report - lab6 🗵
Project Navigator
Files
                               國 | AA 🔩 (7) | 享 (章 | O) (0) 10 (0) (0) | 0 (1) (2) | 20 | 20 | 20 | ab / | □ □ □ □ □
   latch 1.vhd
                                      library ieee;
   ALU.vhd
                                      use ieee.std_logic_1164.all;
   machine.vhd
                                 3
                                      use ieee.std_logic_unsigned.all;
                                 4
                                      use ieee.numeric std.all:
   sseg.vhd
                                    Emtity ALU_problem3 is
   problem 1, bdf
                                    □port(Clk: in std_logic;
   part1wave.vwf
                                            A.B: in unsigned(7 downto 0);
                                             student_id: in unsigned(3 downto 0);
   latch_timing_diagram.vwf
                                 8
                                            OP: in unsigned(15 downto 0);
   decode.vhd
                                            R1: out unsigned(3 downto 0));
                                10
                                    end ALU_problem3;
   decode_timing_diagram.vwf
                                11
                                    parchitecture calculation of ALU_problem3 is
   fsm_timing_diagram.vwf
                                12
                                        signal Regl, Reg2: unsigned(7 downto 0):=(others=>'0');
                                13
   sseg_timing_diagram.vwf
                                         signal Reg4, Result: unsigned(3 downto 0):=(others=>'0'); --initializes the var
                                14
   ALU_timing_diagram.vwf
                                15
                                    begin
   ALUComponent_timing_diagram.vw
                                          Regl <= A; --temporarily storing A into Regl
                                16
   ALU_problem2.vhd
                                         Reg2 <= B; --temporarily storing B into Reg2
                                17
                                18
                                          Reg4 <= student id; --temporarily storing student id into Reg4
   ALU_problem3.vhd
                                19
                                         process(Clk, OP)
                                    Ħ
   modsseg.vhd
                                20
                                          begin
   problem2.bdf
                                21
                                    \dot{\Box}
                                            if (rising edge (Clk)) THEN
   problem3.bdf
                                                case OP is
                                22
                                    WHEN "0000000000000001" =>
                                23
   ALU2_timing_diagram.vwf
                                    if ((Reg4(0) xor Reg4(1) xor Reg4(2) xor Reg4(3)) = '0') then
   ALU2Combined_timing_diagram.vwf
                                                         Result <= "0000"; --yes
                                25
   modsseg_timing_diagram.vwf
                                    Result <= "0001"; --no
                                                      end if;
                                                   WHEN "0000000000000010" =>
                                                      if ((Reg4(0) xor Reg4(1) xor Reg4(2) xor Reg4(3)) = '0') then
                                30
                                    31
                                                         Result <= "0000"; --yes
                                32
                                    \dot{\Box}
                                33
                                                         Result <= "0001"; --no
                                34
                                                      end if;
                                35
                                36
                                                   WHEN "000000000000100" =>
                                37
                                                      if ((Reg4(0) xor Reg4(1) xor Reg4(2) xor Reg4(3)) = '0') then
                                38
                                                         Result <= "0000"; --yes
                                39
                                40
                                                         Result <= "0001": --no
                                41
                                                      end if;
                                42
                                                   WHEN "000000000001000" =>
                                43
                                                      if ((Reg4(0) xor Reg4(1) xor Reg4(2) xor Reg4(3)) = '0') then
   Result <= "0000"; --yes</pre>
                                44
                                    45
                                46
                                                         Result <= "0001"; --no
```




Figure 19: Block Diagram for the final GPU for problem 3




Figure 20: Compiled Waveform for the finished GPU



#### **CONCLUSION:**

Overall the target of this lab was met as the main purpose was to combine the previous lab experiments with the new addition of sequential circuits and the arithmetic logical unit. Using VHDL code, block diagrams and components from previous labs, each of the units in the ALU's were assembled. In summary, the latches serve as the storage unit for the 8-bit inputs, A and B which are then fed into the ALU. For the control unit, the clock which is used for all the components is fed into the FSM, which produces the desired student id and the current state number. The current state number serves as a way to control the operations done by the ALU as each state is fed into the decoder and turned into a microcode that is then sent into the ALU.

Next the ALU performs the required operations to A and B and splits the final 8-bit result into two 4-bit results which are then fed into two seven segment converters that create a 7-bit value suitable for seve segment displays. It can be seen that each component serves a vital purpose in the function of the processor ranging from the storage units to the ALU itself. Overall all the components and parts of the lab were successfully constructed and each yielded the desired output. Almost all the VHDL code was operational on the first go and after some changes each component compiled successfully and the expected waveforms were produced. In conclusion the main objective of the lab was met and the components of the lab were operation which meant that the construction of the three GPUs was a success.