





0.6 OPEN  
 1.0 90.9k  
 1.2 60.4k  
 1.5 40.2k  
 1.8 30.1k  
 2.5 19.1k  
 3.3 13.3k  
 5 8.25k







SOM\_CONNECTOR\_C/D



Title		<Title>
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date: Friday, September 20, 2024		Sheet 3 of 13






Designed by 715






<3> B22/PH7/LCD1\_D7/UART5\_RX/MS\_CLK/EINT7/CSI1\_D7/3V3  
<3> B24/PH6/LCD1\_D6/UART5\_TX/MS\_B5/EINT6/CSI1\_D6/3V3  
<13> MCU\_U2\_RX  
<13> MCU\_U2\_TX



FPGA\_UART3\_RX  
FPGA\_UART3\_TX  
UART3\_RX  
UART3\_TX




<3> E23/PH1/LCD1\_D1/UART3\_RX/EINT1/CSI1\_D1/3V3  
<3> D23/PH0/LCD1\_D0/UART3\_TX/EINT0/CSI1\_D0/3V3

recv is default




FPGA\_UART4\_RX  
FPGA\_UART4\_TX  
UART4\_RX  
UART4\_TX

<3> C24/PH5/LCD1\_D5/UART4\_RX/EINT5/CSI1\_D5/3V3  
<3> C23/PH4/LCD1\_D4/UART4\_TX/EINT4/CSI1\_D4/3V3




DEBUG

<2> W13/PF5/SDC0\_D2/JTAG\_CK1/3V3  
<2> Y13/PF4/SDC0\_D3/JTAG\_RX/3V3  
<2> AA13/PF3/SDC0\_CMD/JTAG\_DO1/3V3  
<2> W11/PF2/SDC0\_CLK/JTAG\_TX/3V3  
<2> Y11/PF1/SDC0\_D0/JTAG\_DI1/3V3  
<2> AA11/PF0/SDC0\_D1/JTAG\_MS1/3V3  
<3> K21/PB6/I2S\_BCLK/AC97\_BCLK/3V3



TF







RTC

Title		<Title>
Size	Document Number	<Rev>
A3	<Doc>	<Code>
Date: Wednesday, September 25, 2024		Sheet 7 of 13





## ETH2 (MII ,10M/100Mbps)










### LED Configuration

LED0-LED1 External Pull-up OR Pull-down	LEDx IO Output	LEDx Design
pull-up	active low	LEDx IO connected to the cathode of the LED
pull-down	active high	LEDx IO connected to the anode of the LED




RXD1 (PIN10)	FUNCTION	NOTE
0	LED MODE	Pin 24 is LED0
1	WOL MODE	Pin 24 is PMEB, Must external pull up

RX_DV(Pin 8)	RXD3(Pin 12)	MODE
0	0	MII
0	1	ReMII, Reverse MII Mode
1	0	RMI2 TXC 50MHz reference clock is output by default
1	1	RMI1, TXC 50MHz reference clock is input




Title									
<Title>									
Size A3		Document Number <Doc>						Rev Code	
Date:		Wednesday, September 25, 2024			Sheet 9 of 13				






Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	A
Date:	Wednesday, September 25, 2024	Sheet 10 of 13



### 加输入保护









Title			<Title>
Size	Document Number	Rev	<RevCode>
B			
Date:	Wednesday, September 25, 2024	Sheet	11 of 13



Signal pairs routing with 100 ohm differential impedance

SATA

<3> AA9/SATA\_ESTXP  
<3> AB9/SATA\_ESTXM  
<3> AB8/SATA\_ESRXM  
<3> AA8/SATA\_ESRXP



FB21 BLM18PG121SN1  
VDD\_5V\_SOM

Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	A
Date:	Friday, September 20, 2024	Sheet 12 of 13

