




L7/FEL	BOOT DEVICE
1	Micro SD-> SPI NOR -> eMMC -> NAND 已内部上拉
0	USB0




Title <Title>			
Size A3	Document Number <Doc>		Rev <Rev Code>
Date:	Friday, August 09, 2024	Sheet 2 of 12	

SOM_CONNECTOR_C/D



Title		<Title>	Rev
Size		Document Number	
A3	<Doc>		<RevCode>
Date:		Friday, August 09, 2024	Sheet 3 of 12




UART0(Debug)


RS232 UART3



<3> B24/PH6/LCD1_D6/UART5_TX/MS_BS/EINT6/CSI1_D6/3V3
 <3> B22/PH7/LCD1_D7/UART5_RX/MS_CLK/EINT7/CSI1_D7/3V3





<3> C23/PH4/LCD1_D4/UART4_TX/EINT4/CSI1_D4/3V3
 <3> D24/PH2/LCD1_D2/UART3_RTS/EINT2/CSI1_D2/3V3
 <3> C24/PH5/LCD1_D5/UART4_RX/EINT5/CSI1_D5/3V3




Signal pairs routing with 100 ohm differential impedance

SATA


<3> AA9/SATA_ESTXP
 <3> AB9/SATA_ESTXM
 <3> AB8/SATA_ESRXM
 <3> AA8/SATA_ESRXP



<2> W13/PF5/SDC0_D2/JTAG_CK1/3V3
 <2> Y13/PF4/SDC0_D3/UART0_RX/3V3
 <2> AA13/PF3/SDC0_CMD/JTAG_D01/3V3
 <2> W11/PF2/SDC0_CLK/UART0_TX/3V3
 <2> Y11/PF1/SDC0_D0/JTAG_DI1/3V3
 <2> AA11/PF0/SDC0_D1/JTAG_MS1/3V3
 <3> K21/PB6/I2S_BCLK/AC37_BCLK/3V3





TF



RTC

Title	<Title>	Rev	<RevCode>
Size	A3	Document Number	<Doc>
Date:	Friday, August 09, 2024	Sheet	4 of 12

ETH1 (RGMII,10/100/1000Mbps)



LED Configuration

LED0-LED2 External Pull-up OR Pull-down	LEDx IO Output	LEDx Design
pull-up	active low	LEDx IO connected to the cathode of the LED
pull-down	active high	LEDx IO connected to the anode of the LED

NOTE:






1. DVDD_RGMII (1.8V/2.5V/3.3V) Voltage Level: RGMII_I/O (TXD3, TXD2, TXD1, TXD0, TX_CTL, TX_CLK, RXD3/CFG_MODE2, RXD2/CFG_MODE1, RXD1/CFG_MODE0, RXD0/RXDLY, RX_CTL/PHYAD2, RX_CLK/PHYAD1), MDC, MDIO

2. 3.3V Voltage Level: LED0/PHYAD0, LED1/CFG_LD00, LED2/CFG_LD01, RESET_N

CFG_MODE[2:0]		Operation Mode
37b00		UTP << RGMII
37b01		FIBER << RGMII
37b10		UTP/FIBER << RGMII
37b11		UTP << SGMII
37b12		SGMII (PHY) << RGMII
37b13		SGMII (MAC) << RGMII
37b14		UTP << FIBER (AUTO)
37b15		UTP << FIBER (FORCE)


CFG_LDO[1:0]		RGMII Voltage Selection
27b00		External 3.3V
27b01		Internal 2.5V
27b10		Internal 1.8V
27b11		Not Available





35	LEDO	OL1PU	Light = Link up at 10Mbps Blinking = Transmitting or Receiving
36	LED1	OL1PU	Light = Link up at 100Mbps Blinking = Transmitting or Receiving
37	LED2	OL1PD	Light = Link up at 1000Mbps Blinking = Transmitting or Receiving








Title			
<Title>			
Size	Document Number		Rev
Custom	<Doc>		<Rev>
Date:	Friday, August 09, 2024	Sheet	5 of 12

ETH2 (MII ,10M/100Mbps)








FPGA IO 2.5V














GPIO

<2> V21/P13/SPI0_MISO/UART6_RX/CLK_OUT_B/EINT25/3V3
<2> U18/P12/SPI0_MOSI/UART6_TX/CLK_OUT_A/EINT24/3V3
<2> V23/P10/SPI0_CS0/UART5_TX/EINT22/3V3
<2> V24/P11/SPI0_CLK/UART5_RX/EINT23/3V3
<2> U22/P15/SPI1_CS1/PS2_SDA1/TCLKIN1/EINT27/3V3
<2> U23/P114/SPI0_CS1/PS2_SCK1/TCLKIN0/EINT26/3V3





<7> DAC_SYNCn
<7> DAC_SCLK
<7> DAC_DIN






Designed by 715






Title				
<Title>				
Size A3	Document Number <Doc>			Rev A
Date:	Friday, August 09, 2024	Sheet	9 of 12	



加输入保护




Title			<Title>
Size	Document Number	Rev	
B	<Doc>	<RevCode>	
Date:	Friday, August 09, 2024	Sheet	10 of 12







FS2+ <12>
FS2- <12>
FS2_BL <12>

FS3+ <12>
FS3- <12>
FS3_BL <12>
FS4+ <12>
FS4- <12>
FS4_BL <12>

FS5+ <12>
FS5- <12>
FS5_BL <12>
FS6+ <12>
FS6- <12>
FS6_BL <12>





NAV_232_TX <4>
 NAV_232_RX <4>

Title			<Title>
Size	Document Number	Rev	
B	<Doc>	A	
Date:	Friday, August 09, 2024	Sheet	12 of 12