

(d) Consider the following snippet of C code

```
int i, a[10];  
for (i = 0, a[0] = 0; i < 9; i++)  
    a[i+1] = a[i]+1;
```

You are to translate this code into ARM assembly language. Include comments that state clearly how you have mapped the C variables to registers. Do not provide a complete program; write only enough assembly code to be equivalent to the C code.

Put your answer in the space below

[12 marks] 3. This question involves writing both assembly-language and C code.

In the space below you are to write a C-language program for the ARM processor. The program should perform the following task: in an infinite loop read from the SW port and show on HEX1-0 the number of SW switches that are set to 1. Your result has to be displayed in *decimal*. Hence if the SW switches were set to 1001110011, then you would display 6. If no switches are in the upward position you would display 0, and if all ten switches are set to 1 you would display 10. Note that an array of 7-segment patterns is provided for convenience. (The SW port address is 0xFF200040. A diagram of the 7-segment display port is shown at the end of the exam.)

```
char seg7[] = {0x3f, 0x06, 0x5b, 0x4f, 0x66, 0x6d, 0x7d, 0x07, 0x7f, 0x67};
```

```
int main(void) {
```

```
}
```

On the next page, rewrite your code from part (a) of this question, but using ARM assembly language. Your program should produce exactly the same output as the C-language version. Note that an array of 7-segment patterns is provided for convenience.

- [15 marks] 4. The program shown below has to enable interrupts every 0.25 seconds for the FPGA interval timer (interrupt ID = 72), which has a 100 MHz clock. A diagram of this timer's registers is given at the end of the exam. The main program displays a counter on the red LEDs, and the interrupt service routine for the timer increments this counter. You are to fill in the missing code so that the program will function properly. Assume that the exception vector table has been set up properly (code not shown).

```
.text
.global _start

_start:
    /* Set up stack pointers, etc. */

    /* Enable timer interrupts in the GIC
BL      CONFIG_GIC      // this code is not shown (ignore)
BL      CONFIG_TIMER    // configure the FPGA timer

    LDR      R5, =0xFF200000 // LEDR base address
LOOP:   LDR      R3, COUNT    // global variable
        STR      R3, [R5]    // light up the red lights
        B        LOOP

COUNT: .word      0x0        // used by timer
```

```

CONFIG_TIMER:    // Configure the interval timer
    LDR          R0, =0xFF202000

    MOV          PC, LR

SERVICE_IRQ:    // IRQ Exception service routine
    PUSH        {R0-R7, LR}
    LDR          R4, =0xFFFFEC100
    LDR          R5, [R4, #0x0C] // read the interrupt ID

```

```
TIMER_ISR:      // Interval timer interrupt service routine
    LDR          R0, =0xFF202000 // interval timer base address
```

[10 marks] 5. Trace an ARM Program:

Consider the ARM code shown below. Note that the address that each instruction would have in the memory is shown to the left of the code.

```

                                .text
                                .global _start
                                _start:
00000000          LDR      SP, =0x20000
00000004          LDR      R4, =0xFF200000
00000008          LDR      R0, =LIST

0000000C          BL      SEEIT
00000010          STR      R0, [R4]
00000014  GOTIT:  B        GOTIT
00000018  LIST:  .word    0xA3, 88, 105, 0x89, 221, 0x100
00000030          .word    0

00000034  SEEIT:  LDR      R1, [R0]
00000038          ADD      R0, #4
0000003C          LDR      R3, [R0]
00000040          CMP      R3, #0
00000044          BNE      WANTIT
00000048          MOV      R0, #0
0000004C          B        LIKEIT
00000050  WANTIT: PUSH      {R1, LR}
00000054          BL      SEEIT
00000058          POP      {R1, LR}

0000005C  LIKEIT:  CMP      R1, R0
00000060          MOVGT    R0, R1
00000064          MOV      PC, LR

                                .end
```

(a) State in one or two sentences what this code “does”. That is, given a list of data what does the program produce as an output?

Answer _____


- Diagram illustrating three registers (R0, R1, R3) and their corresponding memory locations (R13, R14, R15). Each register is represented by a box divided into two horizontal sections. The top section is labeled with the register name (R0, R1, or R3) and the bottom section is labeled with the register name plus 13 (R13, R14, or R15).

Page 12 of 18


ARM Addressing Modes

Name	Assembler syntax	Address generation
Offset:		
immediate offset	$[Rn, \#offset]$	$Address = Rn + offset$
offset in Rm	$[Rn, \pm Rm, shift]$	$Address = Rn \pm Rm \text{ shifted}$
Pre-indexed:		
immediate offset	$[Rn, \#offset]!$	$Address = Rn + offset;$ $Rn \leftarrow \text{address}$
offset in Rm	$[Rn, \pm Rm, shift]!$	$Address = Rn \pm Rm \text{ shifted};$ $Rn \leftarrow \text{address}$
Post-indexed:		
immediate offset	$[Rn], \#offset$	$Address = Rn;$ $Rn \leftarrow Rn + offset$
offset in Rm	$[Rn], \pm Rm, shift$	$Address = Rn;$ $Rn \leftarrow Rn \pm Rm \text{ shifted}$

Pixel Buffer




(a) Pixel color




(b) Pixel (x,y) offset

Address	31 ... 24	23 ... 16	15 ... 12	11 ... 8	7	6	5 ... 2	1	0	
0xFF203020	front buffer address									Buffer register
0xFF203024	back buffer address									Backbuffer register
0xFF203028	Y			X						Resolution register
0xFF20302C	m	n	Unused	BS	SB	Unused	A	S		Status register

Seven-segment Display Port



Processor Modes



User Mode:	10000
FIQ Mode:	10001
IRQ Mode:	10010
Supervisor Mode:	10011
Abort Mode:	10111
Undefined Mode:	11011

FPGA Interval Timer Port

Address	31	...	17	16	15	...	3	2	1	0			
0xFF202000	Not present (interval timer has 16-bit registers)					Unused				RUN	TO	Status register	
0xFF202004						Unused		STOP	START	CONT	ITO	Control register	
0xFF202008						Counter start value (low)							
0xFF20200C						Counter start value (high)							
0xFF202010						Counter snapshot (low)							
0xFF202014						Counter snapshot (high)							

GIC Interface

Address	31	...	10	9	8	7	...	1	0	Register name
0xFFEC100	Unused								E	ICCICR
0xFFEC104	Unused						Priority			ICCPMR
0xFFEC10C	Unused					Interrupt ID				ICCIAR
0xFFEC110	Unused					Interrupt ID				ICCEOIR