Reference architecture with specialized heterogeneous PUs using standard floating-point arithmetic (IEEE 754)

Clocks 9.8%
PL static 7.4%
Signals 8.6%
Logic 7.5%
BRAM 3.9%
DSP 2.1%
CPU 60.8%