Reference architecture with specialized heterogeneous PUs using standard floating-point arithmetic (IEEE 754)

