

PROCEEDINGS OF THE 2020 57TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC)

The Association for Computing Machinery
2 Penn Plaza, Ste. 701
New York, NY 10121

Copyright 2020 by the Association for Computing Machinery, Inc. (IEEE). Permission to make digital or hard copies of portions of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyright for components of this work owned by others than IEEE must be honored. Abstracting with credit is permitted. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permission to republish from: Publications Dept., ACM, Inc. Fax: +1-212-869-0481 or permissions@acm.org.

For other copying of articles that carry a code at the bottom of the first or last page, copying is permitted provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

IEEE Catalog Number CFP20DAC-ART
978-1-4503-6725-7

Library of Congress Number 85-644924

ISSN 0738-100X

Additional copies may be ordered prepaid from:

ACM Order Department
P.O. Box 11414
New York, NY 10286-1414

Email: orders@acm.org
(U.S.A. and Canada)
Fax: +1-800-342-6626

(all other countries)
Fax: +1-212-944-1318

Additional copies of this publication are available from:

IEEE Service Center+1-800-678-IEEE
445 Hoes Lane+1-732-981-1393
Piscataway, NJ 08855-1331+1-732-981-1721 (Fax)
www.ieee.org

GENERAL CHAIR'S MESSAGE



Zhou Li
General Chair. 57th DAC

Dear Colleagues,

Welcome to the 57th Design Automation Conference, the first Virtual DAC.

For every great show, there is a great team behind it. The DAC Executive Committee consists of an amazing team of experts from the industry and academia, as well as MP Associates, Hall Erickson, and the DAC sponsor representatives from IEEE and ACM, along with the hundreds of volunteers who put the conference together. They collaborated in presenting you an excellent program with top quality research papers and Designer/IP/Embedded track presentations, great keynotes, SKY talks and invited talks, exciting panels, insightful tutorials, late breaking research outcome, work in progress update, and hundreds of posters from design practitioners, Ph.D. students, and young DAC fellows.

DAC 2020 sees a very healthy growth in all areas. On the research side, we have an impressive 20.7% increase in submissions compared to 2019. Out of 984 submitted research papers, 228 were accepted. The submissions in AI/ML architecture and systems category increased by an impressive 210%, but more importantly, we see healthy increased submissions across all areas - design, embedded systems and software, autonomous systems, IP, security as well as our foundation, traditional EDA. On the Designer/IP/Embedded track, we also received a record high number of submissions.

Over the last 57 years, DAC has grown from a small workshop with technical sessions to adding design, IP and now embedded tracks and an industry tradeshow where exhibitors have become a big part of the program. DAC has also grown from a conference with just a laser focus on EDA, to a conference that covers the whole eco system with topics like design, machine learning/AI, IP, embedded systems and software, security, autonomous systems, 5G and cloud. DAC is a unique event that brings together the entire design and design automation ecosystem from academic and industrial researchers to designers, developers, vendors, and educators. Going forward, I see great momentum for DAC to grow for another 50 years.

I hope you all enjoy Virtual DAC this week. Attend a presentation on a topic you don't know. Visit the virtual booths. Interact with live text chats or leave a message for the speakers to answer any questions or simply to introduce yourself. Attend our virtual happy hours and networking events and connect with old friends or make some new ones, even in the virtual setting.

We are going through a special time in history due to the COVID-19 pandemic. It is more important than ever to work as one big global community among the chip and EDA community, communications community, ML/AI community, security community, autonomous system community, etc. By working together, collaborating, sharing and exchanging ideas, great new ideas will come and all of us can contribute to our global society in a bigger way.

Please keep yourself and your family safe. Enjoy the #57thDAC!

Sincerely,
Zhuo Li

TECHNICAL PANEL ABSTRACTS

SESSION 22: Dead or Alive? The Fate of Formal Methods in Securing “Everyday” SoCs

THURSDAY July 23, 11:00AM – 12:00 PM

TRACK(S): HARDWARE SECURITY, SECURITY & PRIVACY, VERIFICATION/VALIDATION

TOPIC AREA(S): SECURITY, EDA

Moderator: Jason Fung - *Intel Corp., Hillsboro, OR*

Organizer: Jason Fung - *Intel Corp., Hillsboro, OR*

Carlos Rozas - *Intel Corp., Hillsboro, OR*

Whether we are at home, at work, or in the public, we are surrounded by more and more “smart” devices powered by SoCs big and small. While these everyday SoCs by themselves may not be as mission-critical as those that power flight control systems or cyber-physical systems, their broad installed base and how tightly they couple with end-users’ everyday life can still cause serious impacts when they are compromised. For decades, the proliferation of formal verification techniques to improve secure-by-design of hardware systems has been limited mostly to critical components that power infrastructure with high reliability/resilience/safety requirements. Is it the ultimate fate of formal methods? Or is there still hope that these techniques can make into mainstream SoC product development practices within this decade? What are the key roadblocks that limit adoption? Is it a technology, policy, or economic challenge? What roles should academia, EDA vendors, SoC suppliers, and the government play? Would a concerted effort help and how would that look like?

Panelists:

Sharad Malik - *Princeton Univ., Princeton, NJ*

Ray Richards - *Defense Advanced Research Projects Agency, Washington, DC*

Tim Sherwood - *Univ. of California, Santa Barbara, CA*

Joseph Kiniry - *Galois, Inc., OR*

SESSION 32: Research Grants – Opportunities, Trends, and Implications

TUESDAY July 21, 3:30PM – 4:30 PM

TRACK(S): EDA, DESIGN

TOPIC AREA(S): ANY

Moderator: Yiran Chen - *Duke Univ., Durham, NC*

Organizer: Sankar Basu - *National Science Foundation, Washington, DC*

Research grants and their distribution mechanisms are critical to maintaining long-term competence and sustainability of academic research. Various goals and focuses of different funding sources ensure the diversity of research activities. The proposed panel will include representatives from both federal and industrial funding agencies in the electronic society, and address many topics that are of great interests to the community such as:

1. What are the new trends in funding strategies of different funding agencies?
2. How to resolve the competition between the big research centers and small individual awards
3. How do we initiate new and emerging research topics (e.g., AI/ML, security) within the scope of the society?
4. How to balance the focus and diversity of the funded topics from a funding agency’s perspective?
5. Similarities, differences, challenges, and solutions, in research funding strategies from a regional and global perspective.
6. The importance of diversity and broader impact on proposal writing and evaluation.

Panelists:

Sankar Basu - *National Science Foundation, Washington, DC*

Serge Leef - *Defense Advanced Research Projects Agency, Washington, DC*

Robinson Pino - *United States Department of Energy, Washington, DC*

Victor Zhirnov - *Semiconductor Research Corp., Durham, NC*

Damian Dudek - *Deutsche Forschungsgemeinschaft, Bonn, Germany*

SESSION 43: Artificial Intelligence Comes to CAD: Where's the Data?**WEDNESDAY July 22, 2:00PM – 3:00 PM****TRACK(S): MACHINE LEARNING/AI, EDA****TOPIC AREA(S): ANY****Moderator:** Marilyn Wolf - *Univ. of Nebraska, Lincoln, NE***Organizer:** Marilyn Wolf - *Univ. of Nebraska, Lincoln, NE*

Machine learning has received widespread attention in many fields including CAD. This panel will discuss and debate two main questions that must be solved before machine learning can be successfully applied to computer-aided design of electronic systems. First, at what levels of abstraction is machine learning applicable? Potential applications include device optimization, circuit synthesis, and optimization, logic synthesis, ESL, verification, and validation. The machine learning methods required at these different levels of abstraction will vary widely. The impact of machine learning at these levels of abstraction is up for debate. Given the large investments required to introduce machine learning-based approaches, targets of opportunity must be carefully evaluated and identified. Second, how do we manage the huge amounts of data required to apply machine learning? Does data need to be labeled; if so, who will provide labels? Can models be used to augment labeling? What intellectual property rights must be negotiated to obtain training data? Who will own the results of machine learning methods driven by outside data?

Panelists:Thomas Andersen - *Synopsys, Inc., Mountain View, CA*Paul Franzon - *North Carolina State Univ., Raleigh, NC*Elias Fallon - *Cadence Design Systems, Inc., Pittsburgh, PA*Raviv Gal - *IBM Research - Haifa, Israel*Sachin Sapatnekar - *Univ. of Minnesota, Minneapolis, MN***SESSION 53: Real-Time Machine Learning at the Edge: Digital or Analog Computing?****THURSDAY July 23, 2:00 PM – 3:00 PM****TRACK(S): EDA, MACHINE LEARNING/AI, EMBEDDED SYSTEMS & SOFTWARE (ESS)****TOPIC AREA(S): IOT, LOW POWER, ARCHITECTURE & SYSTEM DESIGN****Moderator:** Krste Asanović - *Univ. of California, Berkeley, CA***Organizer:** Yingyan Lin - *Rice Univ., Houston, TX*

Recent advances in machine learning are fueling a growing demand for intelligent Internet of Things (IoT). Many applications of IoT computing, such as autonomous vehicles, robots, and healthcare wearables, require real-time and in-situ learning to be perceived as truly intelligent, i.e., the desired systems must proactively interpret and learn from new data, improve their own performance using what they have learned, and adapt to dynamic environments, all in real-time. However, the limited computing and energy resources available at the edge devices (e.g., mobile devices and sensors) stand at odds with the massive and growing cost of state-of-the-art machine learning training, posing a grand challenge for real-time machine learning (RTML) at the edge. To address the aforementioned challenge, recently developed digital accelerators have demonstrated a great promise. On the other hand, there has been a growing interest in leveraging analog computing especially processing-in-memory for realizing RTML, considering its advantageous energy efficiency in the low-SNR regime where machine learning operates. This panel, comprised of distinguished researchers from both industry and academia, is meant to debate the following controversy: what is the right path to achieve RTML at the edge – specifically, digital or analog computing?

Panelists:Jason Cong - *Univ. of California, Los Angeles, CA*Kailash Gopalakrishnan - *IBM T.J. Watson Research Center, Yorktown Heights, NY*Boris Murmann - *Stanford Univ., Stanford, CA*Aravind Dasu - *Intel Corp., San Jose, CA*

SESSION 64: From AI-Phoria to AI-Phobia: Is Security & Privacy the Achilles Verse of AI?
WEDNESDAY July 22, 3:30 PM – 4:30 PM
TRACK(S): SECURITY, MACHINE LEARNING/AI
TOPIC AREA(S): SECURITY & PRIVACY, EMERGING TECHNOLOGIES, SYSTEM SECURITY

Moderator: Ahmad-Reza Sadeghi - *Technische Univ. Darmstadt, Germany*

Today, we are witnessing an AI euphoria in the true sense of the word, and rapidly growing dependency of modern societies on AI to provide various services. While emerging technologies, such as IoT, demand AI support in particular on resource constraint devices, the IT giants require AI platforms with increasingly more computational power to feed their data-hungry neural networks on their cloud farms. However, as for many emerging technologies, key security and privacy aspects are often neglected in favor of economic merit, performance, and time-to-market which can have devastating consequences for AI users (privacy, safety, correctness) as well as for the AI providers (IP theft, DoS, or manipulation of services). The utopia of a world in which intelligent devices and services should ease human life can easily become a dystopia where the ownership of personal data and computation is completely lost. Adversarial AI provides a blooming landscape for attackers with different incentives, allowing them to compromise any AI-based system in a stealthy manner, or shut it down completely in a wide range of applications from voice assistants to automotive and financial systems. This panel discusses the state-of-the-art attack vectors on AI platforms and systems on whether we should put too much trust in AI, given that compromised AI threatens our privacy, security, and safety. The panel will also explore possible design principles for AI systems to guarantee the correctness, security, and privacy requirements that are imposed on these systems.

Panelists:

Helena Handschuh - *Rambus Cryptography Research Division, San Francisco, CA*
Florian Kerschbaum - *Univ. of Waterloo, ON, Canada*
Pamela Norton - *Borsetta, San Francisco, CA*
Azalia Mirhoseini - *Google, Inc., Mountain View, CA*
Bitva Darvish - *Microsoft Corporation, Redmond, WA*

SESSION 75: Designing for Machine Intelligence: To Brain or Not to Brain?
FRIDAY July 24, 11:00AM – 12:00 PM
TRACK(S): MACHINE LEARNING/AI, DESIGN
TOPIC AREA(S): ARCHITECTURE & SYSTEM DESIGN, EMERGING TECHNOLOGIES SECURITY

Moderator: Dan Hammerstrom - *Portland State Univ., Portland, OR*
Organizer: Qinru Qiu - *Syracuse Univ., Syracuse, NY*

To design a machine that exhibits intelligence that is indistinguishable from a human being is the ultimate goal of hardware and software designers. The human brain, the biological computing engine of human intelligence, is fundamentally different from silicon-based computers, from molecular level to behavioral level. With the progress of neuroscience, the structure and behavior of the brain, which used to be a Blackbox, are gradually revealed. There is a surge of brain-inspired architecture and computing models emerging in recent years. However, is the brain a good model for machine intelligence? At what level should a system resemble the brain in order to have comparable efficiency, robustness, and adaptiveness for cognitive tasks? Should it be behavioral level, architectural level, or even device level? Is it possible to copy the brain onto silicon? Is it necessary? Are we already unintentionally evolving our hardware and software systems towards a brain-like architecture, as it is the result of natural selection over millions of years? In this panel, we invited five experts in hardware, software, application, and neuroscience to discuss their views in those questions.

Panelists:

Mike Davies - *Intel Corp., Calabasas, CA*
Emre Neftci - *Univ. of California, Irvine, CA*
Cliff Young - *Google, Inc., Mountain View, CA*
Yu Wang - *Tsinghua Univ., Beijing, China*
Mihai A. Petrovici - *Univ. of Bern, Bern, Switzerland*

SESSION 82: Design of Autonomous Systems: Engineering, Science, or Art?

FRIDAY July 24, 2:00PM – 3:00 PM

TRACK(S): AUTONOMOUS SYSTEMS, MACHINE LEARNING/AI

TOPIC AREA(S): AUTOMOTIVE, IOT, ARCHITECTURE & SYSTEM DESIGN

Moderator: Susmit Jha - *SRI International, Menlo Park, CA*

Organizer: Qi Zhu - *Northwestern Univ., Evanston, IL*

Wenchao Li - *Boston Univ., Boston, MA*

Autonomous systems such as self-driving cars and robots have shown great potential in societal and economical impact. However, designing these systems and making them practical still face tremendous challenges. In this panel, experts from industry and academia will discuss and debate some of the key questions facing autonomous systems designers: How much can the design process be automated with engineering tools, and how much does it depend on designer intuition and experience? How much of the autonomous systems can be effectively designed with engineering heuristics, and how much has to be based on rigorous theories? And finally, what application domains could see wide development and adoption of design automation tools, as in EDA?

Panelists:

Alessandro Pinto - *Raytheon Technologies Corp., Berkeley, CA*

Sanjit Seshia - *Univ. of California, Berkeley, CA*

Shaoshan Liu - *PerceptIn, San Francisco, CA*

Joerg Seitter - *Bosch Research, Stuttgart, Germany*

SESSION 90: High-Level Synthesis 1974 - 2020: The Meteoric Rise of a Hot Topic?

THURSDAY July 23, 3:30PM – 4:30 PM

TRACK(S): EDA

TOPIC AREA(S): ARCHITECTURE & SYSTEM DESIGN

Moderator: Marilyn Wolf - *Univ. of Nebraska, Lincoln, NE*

Organizer: Marilyn Wolf - *Univ. of Nebraska, Lincoln, NE*

This panel celebrates the success of high-level synthesis as an important tool in CAD. High-level synthesis originated with research in the 1970s; a steady stream of innovation from both academic and industrial researchers paved the way for today's successful HLS tools.

Panelists:

Deming Chen - *Univ. of Illinois at Urbana-Champaign, Urbana, IL*

Ahmed Jerraya - *CEA-LETI, Grenoble, France*

Pierre Paulin - *Synopsys, Inc., Mountain View, CA*

Bryan Bowyer - *Mentor, A Siemens Business, Wilsonville, OR*

Sean Dart - *Cadence Design Systems, Inc., San Jose, CA*

Kazutoshi Wakabayashi - *Univ. of Tokyo, Japan*

Shankar Krishnamoorthy - *Synopsys, Inc., Mountain View, CA*

Arun Subbiah - *Intel Corp., Hillsboro, OR*

Charles J. Alpert - *Cadence Design Systems, Inc., Austin, TX*

MONDAY KEYNOTE ADDRESS

July 20, 2020

9:20 AM

Semiconductor Technology: A System Perspective

Philip Wong - Taiwan Semiconductor Manufacturing Co., Ltd., Hsinchu, Taiwan

Abstract: Future electronic systems will continue to rely on, and increasingly benefit from, the advances in semiconductor technology as they have had for more than five decades. Since its inception, the semiconductor industry has used a physical dimension (minimum gate length of a transistor) as a means to gauge continuous technology advancement. This metric is all but obsolete today. Density is what drives the benefits of new device technologies for computation – the primary application driver for semiconductors. Going forward, we will use a three-prong metric that consists of logic density (DL), memory bit density (DM), and interconnect density between logic and memory (DC) as a means to capture how advances in semiconductor device technologies enable system level benefits. Because DL and DM will increase at a slower rate than the historical trends, technologies that address the connectivity will become primary drivers for technology advancement. This trend is already visible in HPC products that progressively leverage more capable packaging technologies including 3D chip stacking. Indeed, vertical interconnect density associated with advanced packaging featured about three orders of magnitude improvement in the last decade alone. Scaling vertical interconnect pitch to sub-100 nm would enable another four orders of magnitude improvement. As such, there is plenty of room for system-level advances based on 3D ICs. The distinction between on-die connectivity (vias and on-chip interconnect wires) and off-chip connectivity (e.g. TSVs and micro-bumps) will become increasingly blurred. Wafer-level monolithic integration technologies and packaging technologies will smoothly blend into one another. New design tools that optimally perform system partitioning will become indispensable.



Biography: H.-S. Philip Wong is the Willard R. and Inez Kerr Bell Professor in the School of Engineering at Stanford University. In 2018, he was on leave from Stanford and was the Vice President of Corporate Research at TSMC, the largest semiconductor foundry in the world. Since 2020, he has been the Chief Scientist of TSMC. He joined Stanford University as Professor of Electrical Engineering in September, 2004. From 1988 to 2004, he was with the IBM T.J. Watson Research Center. He is a Fellow of the IEEE and received the IEEE Electron Devices Society J.J. Ebers Award. He served as the Editor-in-Chief of the IEEE Transactions on Nanotechnology (2005 – 2006), sub-committee Chair of the ISSCC (2003 – 2004), General Chair of the IEDM (2007), and is currently the Chair of the IEEE Executive Committee of the Symposia of VLSI Technology and Circuits. He received the honorary doctorate degree from Institut

Polytechnique de Grenoble, France. Professor Wong and his students have won best paper awards at premier conferences such as the International Solid-State Circuits Conference (ISSCC) and Symposia on VLSI. He is the faculty director of the Stanford Non-Volatile Memory Technology Research Initiative (NMTRI), and is the founding Faculty Co-Director of the Stanford SystemX Alliance – an industrial affiliate program focused on building systems.

MONDAY SKY TALK

July 20, 2020

12:30 PM

Succeeding with AI Today and Tomorrow

Toby Cappell - *IBM Corp., Austin, TX*

Abstract: Businesses and Functions are under increasing pressure to innovate, evolved and adapt to a changing environment and business climate. We are going to talk about the role AI plays in that change and how each of you can and should be thinking about the use of AI in your work, your function and your business(es).



Biography: Toby Cappello is the Vice President of Industry Architecture and Client Success within IBM's Data and AI business. In this executive leadership role, Toby is responsible for engaging our customers in discussion about industry use cases and proof points to better leverage the data they have for business value and differentiation. Done correctly, customers will unlock previously unattainable value from their Data Assets and Business Processes. Toby has focused on working with Customers to drive business value through enablement and building competencies around transformational and disruptive technologies. He has done this by aligning people, processes and technology ensuring organizations are prepared to realize value from technology investments and business transformation.

TUESDAY KEYNOTE ADDRESS

July 21, 2020

9:20 AM

RISC-V Revolution and Momentum

Calista Redmond - *RISC-V Foundation, San Francisco, CA*

Abstract: RISC-V has ushered in a profound shift in the technical and business models for microprocessors. Let's talk about the revolution and the many facets of engagement and strategic adoption around the world, across industries, and within existing and new domains. Learn more about RISC-V International's role in leading the revolution and disrupting the status quo.



Biography: Calista Redmond is the CEO of RISC-V International with a mission to expand and engage RISC-V stakeholders, compel industry adoption, and increase visibility and opportunity for RISC-V within and beyond RISC-V International. Prior to RISC-V International, Calista held a variety of roles at IBM, including Vice President of IBM Z Ecosystem where she led strategic relationships across software vendors, system integrators, business partners, developer communities, and broader engagement across the industry. Focus areas included execution of commercialization strategies, technical and business support for partners, and matchmaker to opportunities across the IBM Z and LinuxOne community. Calista's background includes building and leading strategic business models within IBM's Systems Group through open source initiatives including OpenPOWER, OpenDaylight, and Open Mainframe Project. For

OpenPOWER, Calista was a leader in drafting the strategy, cultivating the foundation of partners, and nurturing strategic relationships to grow the org from zero to 300+ members. While at IBM, she also drove numerous acquisition and divestiture missions, and several strategic alliances. Prior to IBM, she was an entrepreneur in four successful start-ups in the IT industry. Calista holds degrees from the University of Michigan and Northwestern University.

TUESDAY SKY TALK

July 21, 2020
12:30 PM

If you want to be rich, get a lot of money: Theory and Systems for Weak Supervision

Christopher Ré - Stanford Univ., Stanford, CA

Abstract: If you want to build a high-quality machine learning product, build a large, high-quality training set. At first glance, this seems as useful as the statement “if you want to be rich, get a lot of money.” However, a key idea driving our work is that new theoretical and systems concepts including weak supervision, automatic data augmentation policies, and more, can enable engineers to build training sets more quickly and cost effectively. Along with state-of-the-art results on benchmarks, these concepts have allowed our group and collaborators to build a range of state-of-the-art applications including patient-care monitoring on electronic health records, automatic triage systems for radiologists, and enabling cardiologists to spot rare abnormalities in video MRI—along with widely used products from Apple and Google. This talk describes the theoretical and systems challenges that such applications create. On the machine-learning theory side, a key problem is estimating the quality and correlation of various sources of training data—but without ground truth labels. This problem connects to classical questions about estimating the covariance of latent variable models. We describe our new techniques that solve this case and can even improve fully supervised methods for estimating the structure of graphical models. On the machine-learning systems side, this theory opens up new ways to build machine-learning systems. Here, we describe our recent work on systems that help engineers build and maintain machine learning products—without writing low-level code in frameworks like TensorFlow. These systems draw on recent ideas in machine learning, e.g., zero-code deep learning systems, and twists on classical data management ideas, e.g., schemas to separate the model, the supervision, and down-stream serving code. Much of this work is open source and available at <http://snorkel.org> or my website.



Biography: Christopher (Chris) Ré is an associate professor in the Department of Computer Science at Stanford University. He is in the Stanford AI Lab and is affiliated with the Statistical Machine Learning Group. His recent work is to understand how software and hardware systems will change as a result of machine learning along with a continuing, petulant drive to work on math problems. Research from his group has been incorporated into scientific and humanitarian efforts, such as the fight against human trafficking, along with products from technology and enterprise companies. He cofounded a company, based on his research into machine learning systems, that was acquired by Apple in 2017. More recently, he cofounded SambaNova systems based, in part, on his work on accelerating machine learning. He received a SIGMOD Dissertation Award in 2010, an NSF CAREER Award in 2011, an Alfred P. Sloan Fellowship in 2013, a Moore Data Driven Investigator Award in 2014, the VLDB early Career Award in 2015, the MacArthur Foundation Fellowship in 2015, and an Okawa Research Grant in 2016.

His research contributions have spanned database theory, database systems, and machine learning, and his work has won best paper at a premier venue in each area, respectively, at PODS 2012, SIGMOD 2014, and ICML 2016. Film.”

WEDNESDAY KEYNOTE ADDRESS

July 22, 2020
9:20 AM

A Massive Wafer-Scale Supercomputer for Deep Learning Acceleration: A Radically New Paradigm for Deep Learning Acceleration

Andrew Feldman - Cerebras Systems Inc., Los Altos, CA

Abstract: Deep learning has emerged as one of the most important silicon workloads of our time. Its computational demands are massive and ever-increasing: the requirements to train the largest deep learning models increased by 300,000x between 2012-2018. Traditional processors are not well-suited to meet this demand, mainly due to the overhead of bringing massive amounts of weight and training data to and from the processor. This makes the deep learning problem a prime candidate for custom ASIC hardware and innovative EDA software. Our startup company Cerebras has developed a new super computer system optimized for this deep learning task. This system is powered by the largest monolithic chip ever built: the Cerebras Wafer-Scale Engine (WSE). This is a single integrated 46,225 mm² silicon chip with a whopping 1,200 Billion transistors. Its array of 400,000 compute cores make the chip 56x larger than today's largest GPU, with 3,000x more on-chip memory and >10,000x memory bandwidth. The WSE delivers more compute, more memory, and more communication bandwidth to enable AI research at revolutionary speeds and scale. In this talk, we will first describe the general architecture of the systolic computer hardware, including the enclosure that can generate and absorb the over 15 kilowatts of energy. Next, we will dive into the technical complexities of the Cerebras compiler flow when mapping Tensorflow neural network computation graphs to the Cerebras WSE hardware. This mapping problem is both different and also strangely similar to a traditional ASIC and FPGA design flows. In particular, we will highlight the unique technical challenges of the Cerebras place and route flow and compare/contrast the Cerebras compiler to other EDA tools in the ASIC and FPGA domains.

Biography: Andrew Feldman is co-founder and CEO of Cerebras Systems, a unicorn startup dedicated to accelerating Artificial intelligence (AI) compute. Cerebras is a team of pioneering computer architects, computer scientists, deep learning researchers, and engineers of all types who have come together to build a new class of computer optimized for AI work. Prior to Cerebras, Andrew was co-founder and CEO of SeaMicro the inventors of the microserver category and pioneers in energy efficient computation. SeaMicro was acquired by AMD for \$357 million in 2012. Prior SeaMicro, Andrew was Vice President of Marketing and Product Management at Force10 Networks (acquired by Dell for \$800 Million) and before that was Vice President of Corporate Marketing and Corporate Development for Riverstone Networks (NASDAQ: RSTN) from inception through IPO. Andrew is passionate about building teams that solve industry transforming problems. He is a sought-after advisor to startups, and currently serves on the board of directors at Natron Energy and on the advisory board of more than a dozen startups. Andrew is a frequent keynote speaker and guest lecturer at the Stanford Graduate School of Business. Andrew holds a bachelor's degree and an MBA from Stanford University.



WEDNESDAY SKY TALK

July 22, 2020

12:30 PM

Design and Manufacturing in 2030

Greg Yeric - Arm, Ltd., Austin, TX

Abstract: Looking out to 2030, our industry's underlying technology faces some "extreme" challenges. Will a 3rd generation EUV tool making 1.2nm CMOS nanowires be worth it? What disruptive opportunities may come forward in 10 years to help? There are many options to speculate about, but in every case it remains clear that the trend that started as Design for Manufacturing, and became Design Technology Co-Optimization, will need to continue to strengthen, and will need to adapt even more quickly to allow some of these disruptive opportunities to carry us to 2030 and beyond.



Biography: Greg Yeric earned his BSEE, MSEE, and PhD in Microelectronics at The University of Texas at Austin. He began his career at Motorola's Advanced Products Research and Development Laboratories in the area of process integration, subsequently working at TestChip Technologies, HPL Technologies, and Synopsys, in the areas of test structures and yield analysis. In this part of his career, he attended several Semicon West conventions. For the last 12 years, he has been at Arm. He is currently an ARM Fellow in the Research group, focusing on future technology and its interaction with design. At Arm he attended his first DAC, and made a point to visit the DAC's conveniently held in Austin. Outside of Arm, Greg serves on the TPC for IEEE's VLSI Technology Symposium and is currently the chair of the Microelectronics Exploratory Committee, a volunteer organization serving DARPA's MTO office.

THURSDAY KEYNOTE ADDRESS

July 23, 2020

9:20 AM

New Paradigms for 6G Wireless Communications

Andrea Goldsmith - *Stanford Univ., Stanford, CA*

Abstract: Wireless technology has enormous potential to change the way we live, work, and play over the next several decades. Future wireless networks will support 100 Gbps communication between people, devices, and the “Internet of Things,” with high reliability and uniform coverage indoors and out. New architectures including edge computing will drastically enhance efficient resource allocation while also reducing latency for real-time control. The shortage of spectrum will be alleviated by advances in massive MIMO and mmW technology, and breakthrough energy-efficiency architectures, algorithms and hardware will allow wireless networks to be powered by tiny batteries, energy-harvesting, or over-the-air power transfer. There are many technical challenges that must be overcome in order to make this vision a reality. This talk will describe our recent research addressing some of these challenges, including new modulation and detection techniques robust to rapidly time-varying channels, blind MIMO decoding strategies, machine learning equalization and source-channel coding, as well as “fog”-optimization of resource allocation in cellular systems.



Biography: Andrea Goldsmith is the Stephen Harris professor in the School of Engineering and a professor of Electrical Engineering at Stanford University. She co-founded and served as Chief Technical Officer of Plume WiFi and of Quantenna (QTNA), and she currently serves on the Board of Directors for Crown Castle (CCI) and Medtronic (MDT). She has also held industry positions at Maxim Technologies, Memorylink Corporation, and AT&T Bell Laboratories. Dr. Goldsmith is a member of the National Academy of Engineering and the American Academy of Arts and Sciences, a Fellow of the IEEE and of Stanford, and has received several awards for her work, including the IEEE Sumner Award, the ACM Athena Lecturer Award, the IEEE Comsoc Edwin H. Armstrong Achievement Award, the National Academy of Engineering Gilbreth Lecture Award, the Women in Communications Engineering Mentoring Award, and the Silicon Valley/San Jose Business

Journal's Women of Influence Award. She is author of the book “Wireless Communications” and co-author of the books “MIMO Wireless Communications” and “Principles of Cognitive Radio,” all published by Cambridge University Press, as well as an inventor on 29 patents. Her research interests are in information theory and communication theory, and their application to wireless communications and related fields. She received the B.S., M.S. and Ph.D. degrees in Electrical Engineering from U.C. Berkeley.

TECHNICAL PROGRAM COMMITTEE

Technical Program Chair

Jörg Henkel
Karlsruhe Institute of
Technology.

Tarek Abdelzaher	Christophe Bobda	Tung-Chieh Chen
Tosiron Adegbija		Xiang Chen
Sohrab Aftabjahani	Paul Bogdan	Xiaoming Chen
Mohammad Al Faruque	Mahdi Bojnordi	Yiran Chen
Armin Alaghi		Chung-Kuan Cheng
Mohamad Hammam Alsafrjalani	Nicola Bombieri	Sri Harsha Choday
Luca Amaru	Alberto Bosio	Jungwook Choi
Amir Aminifar		Paul Comtois
Hussam Amrouch	Florian Brandner	Ayşe Coskun
Iraklis Anagnostopoulos	Andreas Burg	Philippe Coussy
Shawki Areibi		Ganesh Dasika
Divya Arora	Jason Cain	Jyotirmoy Deshmukh
David Atienza	Ro Cammarota	Nagu Dhanwada
Charles Augustine	Benjamin Carrion Schaefer	Robert P. Dick
Amro Awad		Dimitrios Serpanos Dimitrios Serpanos
Raid Ayoub	Jeronimo Castrillon	Caiwen Ding
Aydin Aysu	Abhijeet Chakraborty	Duo Ding
Sergio Bampi		Marco Donato
Kanad Basu	Lulu Chan	Jana Doppa
Lars Bauer	Vikas Chandra	Rolf Drechsler
Scott Beamer	Nitin Chandrachoodan	Ron Dreslinski
Luca Benini		
Christopher Bennett	Wanli Chang	
Davide Bertozzi	Thidapat (Tam) Chantem	
Kartikeya Bhardwaj	Anupam Chattopadhyay	
Kshitij Bhardwaj	Jian-Jia Chen	
Debanjan Bhowmik	Jianli Chen	
Enrico Bini	Mingsong Chen	
Alessandro Biondi		

Elena Dubrova	Dimitris Gizopoulos	Pi-Cheng Hsiu
Elie El Aaraj	Ann Gordon-Ross	Jingtong Hu
Hadi Esmaeilzadeh	Mariagrazia Graziano	Miao Hu
Rickard Ewetz	Christoph Grimm	Yang Hu
Deliang Fan	Daniel Grosse	Yu Huang
Farimah Farahmandi	Jorge Guajardo	Yu-Ming (Tim) Huang
Yunsi Fei	Nan Guan	Engin Ipek
Dave Fick	Ujjwal Guin	Yousef Iskander
Petr Fišer	Minyi Guo	Radoslav Ivanov
William Fornaciari	Xiaochen Guo	Vijay Janapa Reddi
Paul Franzon	Zhishan Guo	Jorn Janneck
John Freeman	Sumeet Gupta	Dongsuk Jeon
Joseph Friedman	Ujjwal Gupta	Jie-Hong Roland Jiang
Franco Fummi	Matthew Guthaus	Lei Jiang
Raviv Gal	Arne Hamann	Yu Jiang
Bin Gao	Said Hamdioui	Xun Jiao
Jhih-Rong Gao	Frank Hannig	Rajiv Joshi
Siddharth Garg	Ian Harris	Siddharth Joshi
Marc Geilen	Aritra Hazra	Lei Ju
Andreas Gerstlauer	Joerg Henkel	Avik Juneja
Mohammad Ghasemzadeh	Andreas Herkersdorf	Myoungsoo Jung
Swaroop Ghosh	Matthew Hicks	Mahmut Kandemir
Georges Gielen	Tsung-Yi Ho	Wang Kang
Tony Givargis	Khaza Anuarul Hoque	

Rouwaida Kanj	Pratyush Kumar	Cong Liu
Arun Kanuparthi	Rakesh Kumar	Duo Liu
Monodeep Kar	Shahar Kvatinsky	Frank Liu
Avinash Karanth	Olaf Lansiedel	Ren-Shuo Liu
Ramesh Karri	Mark Lawford	Weichen Liu
Ryan Kastner	Sébastien Le Beux	Yang Liu
Asif Khan	Chang-Gun Lee	Yongpan Liu
Bongjin Kim	Kyoungwoo Lee	Kevin Lucas
Bryan S. Kim	Huawei Li	Yiorgos Makris
Jae-Joon Kim	Mole Li	Krishna Malladi
John Kim	Peng Li	Renato Mancuso
Joo-Young Kim	Shaolan Li	Martin Margala
Ryoung-han Kim	Shuangchen Li	Hiroki Matsutani
Sehwan Kim	Sicheng Li	Nele Mentens
Taewhan Kim	Wenchao Li	Geoff Merrett
Younghyun Kim	Xiaowei Li	Brett Meyer
Michel Kinsy	Yanjing Li	Prabhat Mishra
Glenn Ko	Yun (Eric) Liang	Kartik Mohanram
Fanxin Kong	Chung-Wei Lin	Bert Moons
Selcuk Kose	Xue Lin	Daniel Morris
Leonidas Kosmidis	Yibo Lin	Debdeep Mukhopadhyay
Farinaz Koushanfar	Yingyan Lin	Saibal Mukhopadhyay
Vivek Kozhikkottu	Jing-Jia Liou	Brian Mulvaney
Akash Kumar	Chenchen Liu	

Pritish Narayanan

Mundhenk Philipp

Marco Roveri

Mitra Nasri

Stjepan Picek

Ahmad-Reza Sadeghi

Geoffrey Nelissen

Christian Pilato

Debashis Sahoo

Gabriela Nicolescu

Irith Pomeranz

Selma Saidi

Mahdi Nikdast

Massimo Poncino

Joshua San Miguel

Eriko Nurvitadhi

Laura Pozzi

Marco D. Santambrogio

Pierluigi Nuzzo

Graziano Pravadelli

Avesta Sasan

Umit Ogras

Sai Manoj Pudukotai Dinakarrao

Visvesh Sathe

Seda Ogrenci-Memik

Keni Qiu

Ioannis Savidis

Sule Ozev

Gang Qu

Patrick Schaumont

Miroslav Pajic

Vijay Raghunathan

Horst Schirmeier

Debjit Pal

ARNAB RAHA

Ulf Schlichtmann

Maurizio Palesi

Tauhidur Rahman

Shreyas Sen

David Z. Pan

Priyanka Raina

Abhronil Sengupta

Preeti Ranjan Panda

Jeyavijayan Rajendran

Jae-sun Seo

Priyadarshini Panda

Ashish Ranjan

Mingoo Seok

Partha Pratim Pande

Arijit Raychowdhury

Zili Shao

Manish Pandey

Brandon Reagen

Liang Shi

Sri Parameswaran

Francesco Regazzoni

Weiping Shi

Sudeep Pasricha

semeen rehman

Yiyu Shi

Anuj Pathania

Minsoo Rhu

Youngsoo Shin

Rodolfo Pellizzoni

Heinz Riener

Aatmesh Shrivastava

Lu Peng

Won Woo Ro

Aviral Shrivastava

Linh Thi Xuan Phan

Tajana Rosing

Nikhil Shukla	Nektarios Georgios Tsoutsos	Jianlei Yang
Amit Kumar Singh	Vasileios Tsoutsouras	Ming-Chang Yang
Oleg Sokolsky	Mike Tunstall	Shao-Wen Yang
Dinesh Somasekhar	Kaushik Vaidyanathan	Stephen Yang
Dimitrios Soudris	Augusto Vega	Yang (Cindy) Yi
Kenneth S. Stevens	Alvaro Velasquez	Jieming Yin
Haralampos-G. Stratigopoulos	Swagath Venkataramani	Shouyi YIN
Dirk Stroobandt	Rangharajan Venkatesan	(Cody) Hao Yu
Pramod Subramanyan	Tiziano Villa	Jiecao Yu
Naveen Suda	Sara Vinco	Bo Yuan
Youcheng Sun	Jack Wadden	Heechul Yun
Karthik Swaminathan	Rujia Wang	Marina Zapater
Tarek Taha	Yanzhi Wang	Hamid R. Zarandi
Mehdi Tahoori	Yu Wang	Shuayb Zarar
Andres Takach	Wujie Wen	Haibo Zeng
Tuna Tarim	Ngai Wong	Xuan Zeng
Fatemeh Tehranipoor	Stephan Wong	Zhiyu Zeng
Mark Tehranipoor	Dong Xiang	Georgios Zervakis
Jürgen Teich	Jiafeng Xie	Fan Zhang
Ishan Thakkar	Mimi Xie	Jintao Zhang
Theocharis Theocharides	Qiang Xu	Xuan (Silvia) Zhang
David Thomas	Xiaoqing Xu	Qi Zhu
Aida Todri-Sanial	Jason Xue	Hao Zhuang
Amit Trivedi	Chengmo Yang	

Dirk Ziegenbein

Matthew Ziegler

Avi Ziv

INDUSTRY LIAISON COMMITTEE

Industry Advisory Chair

Rob van Blommestein
S2C, Inc.
San Jose, CA

Exhibit Vice Chair

McKenzie Ross
OneSpin
San Jose, CA

Thomas Blaesi
Silvaco

Michelle Clancy
Cayenne Communications

Pete Erickson
Hall Erickson

Dagmar Lambrecht
*Cadence Design Systems,
Inc.*

Derek Magill
HPC Pros

Hal Barbour
Cast Inc.

Craig Cochran
DAC Pavilion Co-Chair

Sonya Roberts
Mentor, A Siemens Business

Phoebe Lee
Ansys

Bob Seghers
Sigasi

Elizabeth Garcia
Synopsys

Dr. ShauJun Wei
Tsinghua University

STRATEGY COMMITTEE

Strategy Chair

Harry Foster
Mentor, A Siemens Business
Plano, TX

Vikas Chandra
Facebook

Patrick Groeneveld
Stanford University

Renu Mehra
Synopsys

Michelle Clancy
Cayenne Communication

Frank Schirrmeister
Cadence

Vic Kulkarni
Ansys

Mac McNamara
Adapt IP

Rob van Blommestein
OneSpin

Amir Salek
Google

Mike Santarini
Mentor Graphics

Craig Cochran
DAC Pavilion Co-Chair

DESIGNER TRACK COMMITTEE

Designer Track Program Chair

Renu Mehra
Synopsys, Inc.

Designer Track Vice Chair Back-End

Natarajan Viswanathan
Cadence Design Systems, Inc.

Designer Track Vice Chair Front-End

Ambar Sarkar
NVIDIA

Designer Track Cloud Focus Chair

Derek Magill
The Association of High Performance Computing
Professionals

BACK-END SILICON DESIGN (BE)

Muhammad Ali
Intel Corporation

Navin Bishnoi
Avera Semiconductor LLC

Bertram Bradley
Marvell Semiconductor, Inc.

Mayur Bubna
Synopsys

MAYUR BUBNA
Synopsys

Timothy Correia
D.E. Shaw Research

Sabya Das
Synopsys, Inc.

Mandar Deshpande
Microchip Technology, Inc.

Aman Jain
Seagate Technology

Linming Jin
Broadcom Corporation

Alireza Kaviani
Xilinx, Inc.

Michael Kazda
IBM Systems Group

Karan Koti
Microsoft Corporation

Masanori Kurimoto
Mitsubishi Electric Corporation

Koen Lampaert
Broadcom, Inc.

Rahul Mathur
Arm, Ltd.

David Newmark
Advanced Micro Devices, Inc.

Abhishek Nigam
HCL Technologies

Oscar Ou
MediaTek, Inc.

Pritesh Pawaskar
Seagate Technology

Bhanuprakash Reddy
Intel Corporation

Roman Schwarz
Marvell Semiconductor, Inc.

Ravi Solanki
Intel

Matthew Streyle
Samsung Austin R&D Center

Badhri Uppiliappan
Analog Devices, Inc.

Prashant Varshney
Microsoft

Brian Veraa
IBM Systems Group

EMBEDDED SYSTEMS AND SOFTWARE (ESS)

Strategy Chair
Robert Oshana
NXP

Mike Brogioli
Polymathic Consulting

Natraj Ekambaram
NXP Semiconductors

Arne Hamann
Bosch Research

Laurent Maillet Contoz
STMicroelectronics

Andrew Putnam
Microsoft Corporation

Michael Solka
Coherent Logix, Inc.

Radim Visinka
NXP Semiconductors

Chengyeh Wang
MediaTek, Inc.

FRONT-END SILICON DESIGN (FE)

Homayoon Akhiani

NVIDIA Corporation

Ken Albin

Tesla Motors, Inc.

Gilboa Alin

Intel Corporation

Puneet Anand

Advanced Micro Devices, Inc.

Ravindra Aneja

Synopsys, Inc.

Laurent Arditi

Arm, Ltd.

Aviv Barkai

Intel Corporation

Michael Bartley

Test and Verification Solutions

Camel Belhous

Teradyne, Inc.

Sven Beyer

OneSpin Solutions GmbH

Tim Blackmore

Infineon Technologies UK Ltd.

Maheshwar Chandrasekar

Synopsys, Inc.

Ashish Darbari

Axiomise Limited

Anil Deshpande

Samsung

Kapil Dev

NVIDIA Corporation

Xiushan Feng

Samsung

Tom Fitzpatrick

Mentor, A Siemens Business

Satish Kumar Grandhi

Qualcomm India Pvt. Ltd.

Alan Hunter

Arm, Ltd.

Bhasker Jakka

Facebook

Kyungsu Kang

Samsung Electronics Co., Ltd.

Rajdeep Mukherjee

Amazon.com, Inc.

Srivaths Ravi

Texas Instruments India Pvt. Ltd.

IP TRACK COMMITTEE

IP Track Chair

Renu Mehra
Synopsys, Inc.

IP Track Vice Chair

Randy Fish
UltraSoC

Chirag Dhruv

Advanced Micro Devices, Inc.

Randy Fish

UltraSoC Technologies Ltd.

Nathan Mandelke

*Cadence Design Systems,
Inc.*

Henning Spruth

NXP Semiconductors

Farzad Zarrinfar

Mentor, A Siemens Business

DAC SPONSORS COMMITTEE

GENERAL CHAIR

Zhuo Li
Cadence Design Systems, Inc.
Austin, TX

PAST CHAIR

Robert Aitken
Arm, Ltd.
San Jose, CA, USA

IEEE/CEDA REPRESENTATIVE

Ayse Coskun
Boston University
Boston, MA

IEEE/CEDA REPRESENTATIVE

David Atienza
EPFL, Switzerland
Lausanne, Switzerland

ACM/ SIGDA REPRESENTATIVE

Vijaykrishnan Narayanan
Pennsylvania State University
University Park, PA

ACM/SIGDA REPRESENTATIVE

X. Sharon Hu
University of Notre Dame
Notre Dame, IN

OUTREACH COMMITTEE

Asia Outreach Chair

Shaojun Wei
Tsinghua University

Navin Bishnoi
Global Foundries

Yao-Wen Chang
National Taiwan University

Yinhe Han
*Institute of Computing,
CAS*

Masanori Hashimoto
Osaka University

Weichen Liu
*Nanyang Technological
University*

Jianyi Meng
*C-Sky Microsystems Co.,
Ltd.*

Seng-Pan U (Ben)
University of Macau

Shouyi Yin
Tsinghua Univ.

SPECIAL FOCUS COMMITTEE

AUTONOMOUS SYSTEMS

Joseph D'Ambrosio
General Motors

Dirk Ziegenbein
Robert Bosch GmbH

ML/AI

Gert Cauwenberghs
University of California, San Diego

Arnab Raha
Intel Corp.

SECURITY

Jason M. Fung
Intel Corp.

Yier Jin
University of Florida

Ahmad-Reza Sadeghi
Technische Universität Darmstadt

ORGANIZERS – PANELS, SPECIAL SESSIONS, DAC PAVILION, DESIGN/IP INVITED SESSIONS

Lejla Batina
Radboud University Nijmegen

Sankar Basu
National Science Foundation

Dharanidhar Dang
University of California, San Diego

Sabya Das
Synopsis, Inc.

Keerthikumara Devarajegowda
Infineon Technologies AG

Sujit Dey
University of California, San Diego

Eric Esteve
IP-nest

Steven Hoover
Redwood EDA

Ryan Kim
Colorado State University

Selcuk Kose
University of Rochester

Wenchao Li
Boston University

Yingyan Lin
Rice University

Nele Mentens
KU Leuven

Partha Pande
Washington State University

Inna Partin-Vaisband
University of Illinois at Chicago

Stjepan Picek
Delft University of Technology

Qinru Qiu
Syracuse University

Srivaths Ravi
Texas Instruments India Pvt. Ltd.

Francesco Regazzoni

ALaRI

Carlos Rozas
Intel Corporation

Roger Sabbagh
Oski Technology, Inc.

Ambar Sarkar
NVIDIA Corporation

Selma Saidi
Technische University Dortmund

Brent Sherman
Intel Corporation

Muhammad Shafique
Technische Universität Wien

Theocharis Theocharides
University of Cyprus

Antonino Tumeo
Pacific Northwest National

Jan Willis
Calibra Consulting

Marilyn Wolf
University of Nebraska, Lincoln

Qj Zhu
Northwestern University

Dirk Ziegenbein
Bosch Research

REVIEWERS

A total of 984 manuscripts were submitted to the 57th DAC. The Technical Program Committee, together with the help of invited expert and external reviewers, selected 228 papers for presentation at the conference. The Conference Executive and Technical Program Committees wish to acknowledge the time and effort spent by the following people who reviewed these manuscripts. Many thanks to all of those who participated and contributed to the success of the conference.

Expert Reviewers (Topic Experts Invited by the TPC Subcommittee Chairs)

None provided by TPC chair

External Reviewers (Technical Volunteers Affiliated with DAC)

None provided by TPC Chair

AWARDS

2019 PHIL KAUFMAN AWARD FOR DISTINGUISHED CONTRIBUTIONS TO ESD

Mary Jane Irwin, Penn State University, University Park, PA

For her extensive contributions to EDA through technical efforts, community service, and leadership

2019 IEEE CEDA DISTINGUISHED SERVICE AWARD

Donatella Sciuto, Politecnico di Milano, Italy

For distinguished service to the EDA community and the IEEE Council on EDA

2019 IEEE CEDA DISTINGUISHED SERVICE AWARD

Sani Nassif, Radyalis LLC, Austin, TX

For distinguished service to the EDA community and the IEEE Council on EDA

IEEE CEDA OUTSTANDING SERVICE RECOGNITION

Robert Aitken, Arm, Ltd., Sunnyvale, CA

For outstanding service to the EDA community as DAC General Chair in 2019

IEEE FELLOW

Maciej Ciesielski, University of Massachusetts, Amherst, MA

For contributions to logic synthesis and formal verification of arithmetic circuits

IEEE FELLOW

Partha Pratim Pande, Washington State University, Pullman, WA

For contributions to network-on-chip architectures for manycore computing

ACM SIGDA/IEEE CEDA A. RICHARD NEWTON TECHNICAL IMPACT AWARD IN ELECTRONIC DESIGN AUTOMATION

Luca Benini, ETH Zürich, Switzerland

Giovanni De Micheli, EPFL Lausanne, Switzerland

For the paper entitled, "Networks on Chips: A New SoC Paradigm"

2020 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS DONALD O. PEDERSON BEST PAPER

Alwin Zulehner, Johannes Kepler University Linz, Austria

Alexandru Paler, Johannes Kepler University Linz, Austria

Robert Wille, Johannes Kepler University Linz, Austria

For the paper entitled, "An Efficient Methodology for Mapping Quantum Circuits to the IBM QX Architectures"

IEEE COMPUTER SOCIETY 2020 EDWARD J. MCCLUSKEY TECHNICAL ACHIEVEMENT AWARD

Yuan Xie, University of California, Santa Barbara, CA

For contributions to technology-driven computer architecture and to tools for their implementation and evaluation

2020 ACM TODAES BEST PAPER AWARD

Bo-Yuan Huang, Princeton University, Princeton, NJ

Hongce Zhang, Princeton University, Princeton, NJ

Pramod Subramanyan, Indian Institute of Technology Kanpur, India

Yakir Vizel, Technion Israel Institute of Technology, Haifa, Israel

Aarti Gupta, Princeton University, Princeton, NJ

Sharad Malik, Princeton University, Princeton, NJ

For “Instruction-Level Abstraction (ILA): A Uniform Specification for System-on-Chip (SoC) Verification,” Vol. 24, Issue 1, Jan. 2019

2020 ACM TRETS BEST PAPER AWARD

Michaela Blott, Xilinx Research Labs, Saggart, Ireland

Thomas B. Preußner, Xilinx Research Labs, Saggart, Ireland

Nicholas J. Fraser, Xilinx Research Labs, Saggart, Ireland

Giulio Gambardella, Xilinx Research Labs, Saggart, Ireland

Kenneth O’Brien, Xilinx Research Labs, Saggart, Ireland

Yaman Umuroglu, Xilinx Research Labs, Saggart, Ireland

Miriam Leeser, Northeastern University, Boston, MA

Kees Vissers, Xilinx Research, San Jose, CA

For “FINN-R: An End-to-End Deep-Learning Framework for Fast Exploration of Quantized Neural Networks,” Vol. 11, No. 3, Dec. 2018

ACM SIGDA DISTINGUISHED SERVICE AWARD

Sri Parameswaran, University of New South Wales, Australia

For leadership and distinguished service to the EDA community

2020 ACM SIGDA MERITORIOUS SERVICE AWARD

Aida Todri-Sanial, LIRMM/University of Montpellier, France

For service as Co-Editor-in-Chief of SIGDA e-Newsletter from 2016 to 2019 and other SIGDA activities

2020 ACM SIGDA MERITORIOUS SERVICE AWARD

Yu Wang, Tsinghua University, Beijing, China

For service as Co-Editor-in-Chief of SIGDA e-Newsletter from 2017 to 2019 and other SIGDA activities

ACM SIGDA OUTSTANDING NEW FACULTY AWARD

Pierre-Emmanuel Gaillardon, University of Utah, Salt Lake City, UT

For a junior faculty member early in her or his academic career who demonstrates outstanding potential as an educator and/or researcher in the field of electronic design automation

ACM SIGDA OUTSTANDING PH.D. DISSERTATION AWARD

Gengjie Chen, Chinese University of Hong Kong, China

For “VLSI Routing: Seeing Nano Tree in Giga Forest”

Advisor: Evangeline F. Y. Young

ACM FELLOW

Diana Marculescu, University of Texas Austin, TX

For contributions to design and optimization of energy-aware computing systems

ACM FELLOW

Yuan Xie, University of California, Santa Barbara, CA

For contributions to the design techniques and tools for the implementation and evaluation of computer architectures

DESIGN AUTOMATION CONFERENCE UNDER-40 INNOVATORS AWARD

Kris Breen, Mentor, a Siemens Business, San Jose, CA

Shimeng Yu, Georgia Institute of Technology, Atlanta, GA

Jianyi Meng, Alibaba Group, Hangzhou, China

2020 MARIE R. PISTILLI WOMEN IN ENGINEERING ACHIEVEMENT AWARD

Alessandra Nardi, Cadence Design Systems, Inc., Berkeley, CA

This annual award, named for Marie R. Pistilli, the former organizer of DAC, recognizes individuals who have visibly helped advance women in Electronica Design.

P.O. PISTILLI UNDERGRADUATE SCHOLARSHIP FOR ADVANCEMENT IN COMPUTER SCIENCE AND ELECTRICAL ENGINEERING

Anthony Villegas

Will be attending UC Berkeley in the fall

57th DAC Best Paper Candidates

Fourteen research papers were nominated by the Technical Program Committee as DAC Best Paper Candidates. Final decisions will be made after the papers are presented at the conference.

Research:

20.1 - FLOPS: Efficient On-Chip Learning for Optical Neural Networks Through Stochastic Zeroth-Order Optimization

Jiaqi Gu - *Univ. of Texas at Austin, TX*
Zheng Zhao - *Univ. of Texas at Austin, TX*
Chenghao Feng - *Univ. of Texas at Austin, TX*
Wuxi Li - *Xilinx Inc., San Jose, CA*
Ray T. Chen - *Univ. of Texas at Austin, TX*
David Z. Pan - *Univ. of Texas at Austin, TX*

30.5 - Algorithm-Hardware Co-Design of Adaptive Floating-Point Encodings for Resilient Deep Learning Inference

Thierry Tambe - *Harvard Univ., Cambridge, MA*
En-Yu Yang - *Harvard Univ., Cambridge, MA*
Zishen Wan - *Harvard Univ., Cambridge, MA*
Yuntian Deng - *Harvard Univ., Cambridge, MA*
Vijay Janapa Reddi - *Harvard Univ., Cambridge, MA*
Alexander Rush - *Cornell Univ., New York, NY*
David Brooks - *Harvard Univ., Cambridge, MA*
Gu-Yeon Wei - *Harvard Univ., Cambridge, MA*

34.6 - TP-GNN: A Graph Neural Network Framework for Tier Partitioning in Monolithic 3D ICs

Yi-Chen Lu - *Georgia Institute of Technology, Atlanta, GA*
Sai Surya Kiran Pentapati - *Georgia Institute of Technology, Atlanta, GA*
Lingjun Zhu - *Georgia Institute of Technology, Atlanta, GA*
Kambiz Samadi - *Qualcomm Technologies, Inc., San Diego, CA*
Sung Kyu Lim - *Georgia Institute of Technology, Atlanta, GA*

35.1 - COEXE: An Efficient Co-Execution Architecture for Real-Time Neural Network Services

Liu Chubo - *Hunan Univ., China*
Kenli Li - *Hunan Univ., China*
Mingcong Song - *Univ. of Florida, Gainesville, FL*
Jiechen Zhao - *Univ. of Florida, Gainesville, FL*
Keqin Li - *State Univ. of New York, New Paltz, NY*
Tao Li - *Univ. of Florida, Gainesville, FL*
Zihao Zeng - *Hunan Univ., China*

67.5 - ATUNS: Modular and Scalable Support for Atomic Operations in a Shared Memory Multiprocessor

Andreas Kurth - *ETH Zurich, Switzerland*
Samuel Riedel - *ETH Zurich, Switzerland*
Florian Zaruba - *ETH Zurich, Switzerland*
Torsten Hoefler - *ETH Zurich, Switzerland*
Luca Benini - *ETH Zurich & Univ. of Bologna, Switzerland*

69.1 - A Two-Way SRAM Array Based Accelerator for Deep Neural Network On-Chip Training

Hongwu Jiang - *Georgia Institute of Technology, Atlanta, GA*
Shanshi Huang - *Georgia Institute of Technology, Atlanta, GA*
Xiaochen Peng - *Georgia Institute of Technology, Atlanta, GA*
Jian-Wei Su - *National Tsing Hua Univ., Taiwan*
Yen-Chi Chou - *National Tsing Hua Univ., Taiwan*
Wei-Hsing Huang - *National Tsing Hua Univ., Taiwan*
Ta-Wei Liu - *National Tsing Hua Univ., Taiwan*
Ruhui Liu - *National Tsing Hua Univ., Taiwan*
Meng-Fan Chang - *National Tsing Hua Univ., Hsinchu, Taiwan*
Shimeng Yu - *Georgia Institute of Technology, Atlanta, GA*

DESIGN AUTOMATION CONFERENCE 2020 PROCEEDINGS

10.1 - An Efficient Asynchronous Batch Bayesian Optimization Approach for Analog Circuit Synthesis
Shuhan Zhang, Fan Yang, Dian Zhou, Xuan Zeng

10.2 - GUI-Enhanced Layout Generation of FFE SST TXs for Fast High-Speed Serial Link Design
Seungho Han, Sungyu Jeong, Chanho Kim, Hong-June Park, Byungsub Kim

10.3 - Bit Parallel 6T SRAM In-Memory Computing with Reconfigurable Bit-Precision
Kyeongho Lee, Jinho Jeong, SungSoo Cheon, Woong Choi, Jongsun Park

10.4 - Factored Radix-8 Systolic Array for Tensor Processing
Inayat Ullah, Kashif Inayat, Joon-Sung Yang, Jaeyong Chung

11.1 - StatSAT: A Boolean Satisfiability Based Attack on Logic-Locked Probabilistic Circuits
Ankit Mondal, Michael Zuzak, Ankur Srivastava

11.2 - DECOY: DEflection-Driven HLS-Based Computation Partitioning for Obfuscating Intellectual Property
Jianqi Chen, Monir Zaman, Yiorgos Makris, R. D. Shawn Blanton, Subhasish Mitra, Benjamin Carrion Schaefer

11.3 - RELIC-FUN: Logic Identification through Functional Signal Comparisons
James Geist, Travis Meade, Shaojie Zhang, Yier Jin

11.4 - Flashmark: Watermarking of NOR Flash Memories for Counterfeit Detection
Prawar Poudel, Biswajit Ray, Aleksandar Milenkovic

13.1 - AI Utopia or Dystopia: On Securing AI Platforms
Patrick Jauernig, Emmanuel Stapf, Ghada Dessouky, Nele Mentens, Ahmad-Reza Sadeghi

13.2 - Unified Architectural Support for Secure and Robust Deep Learning
Mojan Javaheripi, Huili Chen, Farinaz Koushanfar

13.3 - Developing Privacy-preserving AI Systems: The Lessons Learned
Fabian Boemer, Rosario Cammarota, Huili Chen, Siam Umar Hussain, Ahmad-Reza Sadeghi, Emmanuel Stapf, Farinaz Koushanfar

14.1 - Time-Division Multiplexing Based System-Level FPGA Routing for Logic Verification
Peng Zou, Zhifeng Lin, Xiao Shi, Yingjie Wu, Jianli Chen, Jun Yu, Yao-Wen Chang

14.2 - Symbolic Computer Algebra and SAT Based Information Forwarding for Fully Automatic Divider Verification
Christoph Scholl, Alexander Konrad

14.3 - A-QED Verification of Hardware Accelerators
Eshan Singh, Florian Lonsing, Saranyu Chattopadhyay, Max Strange, Peng Wei, Xiaofan Zhang, Yuan Zhou, Jason Cong, Deming Chen, Zhiru Zhang, Priyanka Raina, Clark Barrett, Subhasish Mitra

14.4 - Circuit Learning for Logic Regression on High Dimensional Boolean Space
Pei-Wei Chen, Yu-Ching Huang, Cheng-Lin Lee, Jie-Hong Roland Jiang

DESIGN AUTOMATION CONFERENCE 2020 PROCEEDINGS

15.1 - Enabling a B+-Tree-Based Data Management Scheme for Key-Value Store Over SMR-Based SSHD

Yu-Pei Liang, Tseng-Yi Chen, Ching-Ho Chi, Hsin-Wen Wei, Wei-kuan Shih

15.2 - S-CDA: A Smart Cloud Disk Allocation Approach in Cloud Block Storage System

Hua Wang, Yang Yang, Ping Huang, Yu Zhang, Ke Zhou, Mengling Tao, Bin Cheng

15.3 - Content Sifting Storage: Achieving Fast Read for Large-Scale Image Dataset Analysis

Yu Liu, Hong Jiang, Yangtao Wang, Ke Zhou, Yifei Liu, Li Liu

15.4 - Utilizing Direct Photocurrent Computation and 2D Kernel Scheduling to Improve In-Sensor-Processing Efficiency

Han Xu, Maimaiti Nazhamaiti, Yidong Liu, Fei Qiao, Qi Wei, Xinjun Liu, Huazhong Yang

16.1 - GENIEx: A Generalized Approach to Emulating Non-Idealities in Memristive X-bars Using Neural Networks

Indranil Chakraborty, Mustafa F. Ali, Dong Eun Kim, Aayush Ankit, Kaushik Roy

16.2 - Algorithm/Hardware Co-Design for In-Memory Neural Network Computing with Minimal Peripheral Circuit Overhead

Hyungjun Kim, Yulhwa Kim, Sungju Ryu, Jae-Joon Kim

16.3 - RaQu: An Automatic High-Utilization CNN Quantization and Mapping Framework for General-Purpose RRAM Accelerator

Songyun Qu, Bing Li, Ying Wang, Dawen Xu, Xiandong Zhao, Lei Zhang

16.4 - Accurate Inference with Inaccurate RRAM Devices: Statistical Data, Model Transfer, and On-line Adaptation

Gouranga Charan, Jubin Hazra, Karsten Beckmann, Xiaocong Du, Gokul Krishnan, Rajiv Joshi, Nathaniel Cady, Yu Cao

20.1 - FLOPS: Efficient On-Chip Learning for Optical Neural Networks Through Stochastic Zeroth-Order Optimization

Jiaqi Gu, Zheng Zhao, Chenghao Feng, Wuxi Li, Ray T. Chen, David Z. Pan

20.2 - T2FSNN: Deep Spiking Neural Networks with Time-To-First-Spike Coding

Seongsik Park, Seijoon Kim, Byunggook Na, Sungroh Yoon

20.3 - A 90nm 103.14 TOPS/W Binary-Weight Spiking Neural Network CMOS ASIC for Real-Time Object Classification

Po-Yao Chuang, Pai-Yu Tan, Cheng-Wen Wu, Juin-Ming Lu

20.4 - A Device Non-Ideality Resilient Approach for Mapping Neural Networks to Crossbar Arrays

Arman Kazemi, Cristobal Alessandri, Alan C. Seabaugh, Xiaobo Sharon Hu, Michael Niemier, Siddharth Joshi

21.1 - Stealing Your Data from Compressed Machine Learning Models

Nuo Xu, Qi Liu, Tao Liu, Zihao Liu, Xiaochen Guo, Wujie Wen

DESIGN AUTOMATION CONFERENCE 2020 PROCEEDINGS

21.2 - Imperceptible Misclassification Attack on Deep Learning Accelerator by Glitch Injection

Wenye Liu, Chip-Hong Chang, Fan Zhang, Xiaoxuan Lou

21.3 - Reverse-Engineering Deep Neural Networks Using Floating-Point Timing Side-Channels

Cheng Gongye, Yunsu Fei, Thomas Wahl

21.4 - TrojDRL: Evaluation of Backdoor Attacks on Deep Reinforcement Learning

Panagiota Kiourti, Kacper Wardega, Susmit Jha, Wenchao Li

23.1 - Computation on Sparse Neural Networks and its Implications for Future Hardware

Fei Sun, Minghai Qin, Tianyun Zhang, Liu Liu, Yen-Kuang Chen, Yuan Xie

23.2 - Efficient Synthesis of Compact Deep Neural Networks

Wenhan Xia, Hongxu Yin, Niraj Jha

23.3 - New Directions in Distributed Deep Learning: Bringing the Network at Forefront of IoT Design

Kartikya Bhardwaj, Wei Chen, Radu Marculescu

24.1 - Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency

Licheng Guo, Jason Lau, Yuze Chi, Jie Wang, Cody Hao Yu, Zhe Chen, Zhiru Zhang, Jason Cong

24.1 - Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency

Licheng Guo, Jason Lau, Yuze Chi, Jie Wang, Cody Hao Yu, Zhe Chen, Zhiru Zhang, Jason Cong

24.2 - Time Multiplexing Via Circuit Folding

Po-Chun Chien, Jie-Hong Roland Jiang

24.3 - SAT-Sweeping Enhanced for Logic Synthesis

Luca Amarù, Felipe Marranghello, Eleonora Testa, Christopher Casares, Vinicius Possani, Jiong Luo, Patrick Vuillod, Alan Mishchenko, Giovanni De Micheli

24.4 - SFO: A Scalable Approach to Fanout-Bounded Logic Synthesis for Emerging Technologies

He-Teng Zhang, Jie-Hong Roland Jiang

25.1 - Input-Dependent Edge-Cloud Mapping of Recurrent Neural Networks Inference

Daniele Jahier Pagliari, Roberta Chiaro, Yukai Chen, Sara Vinco, Enrico Macii, Massimo Poncino

25.2 - RTMobile: Beyond Real-Time Mobile Acceleration of RNNs for Speech Recognition

Peiyan Dong, Siyue Wang, Wei Niu, Chengming Zhang, Sheng Lin, Zhengang Li, Yifan Gong, Bin Ren, Xue Lin, Dingwen Tao

25.3 - Seesaw: End-to-End Dynamic Sensing for IoT using Machine Learning

Vidushi Goyal, Valeria Bertacco, Reetu Das

25.4 - EMAP: A Cloud-Edge Hybrid Framework for EEG Monitoring and Cross-Correlation Based Real-Time Anomaly Prediction

Bharath Srinivas Prabakaran, Alberto García Jiménez, Germán Moltó Martínez, Muhammad Shafique

DESIGN AUTOMATION CONFERENCE 2020 PROCEEDINGS

26.1 - Clustering Approach for Solving Traveling Salesman Problems via Ising Model Based Solver

Akira Dan, Riu Shimizu, Takeshi Nishikawa, Song Bian, Takashi Sato

26.2 - Eliminating Redundant Computation in Noisy Quantum Computing Simulation

Gushu Li, Yufei Ding, Yuan Xie

26.3 - Transfer Learning-Based Microfluidic Design System for Customized Concentration Generation

Weiqing Ji, Tsung-Yi Ho, Hailong Yao

26.4 - Realistic Fault Models and Fault Simulation for Quantum Dot Quantum Circuits

Cheng-Yun Hsieh, Chen Hung Wu, Chen-Hung Wu, Chia-Hsien Huang, Hsi-Sheng Goan, James Chien-Mo Li

30.1 - BitPruner: Network Pruning for Bit-Serial Accelerators

Xiandong Zhao, Ying Wang, Cheng Liu, Cong Shi, Kaijie Tu, Lei Zhang

30.2 - CAP'NN: Class-Aware Personalized Neural Network Inference

Maedeh Hemmat, Joshua San Miguel, Azadeh Davoodi

30.3 - Learning to Quantize Deep Neural Networks: A Competitive-Collaborative Approach

Md Fahim Faysal Khan, Mohammad Mahdi Kamani, Vijaykrishnan Narayanan, Mehrdad Mahdavi

30.4 - ALF: Autoencoder-Based Low-Rank Filter-Sharing for Efficient Convolutional Neural Networks

Alexander Frickenstein, Manoj-Rohit Vemparala, Nael Fafous, Laura Hauenschild, Christian Unger, Naveen-Shankar Nagaraja, Walter Stechele

30.5 - Algorithm-Hardware Co-Design of Adaptive Floating-Point Encodings for Resilient Deep Learning Inference

Thierry Tamba, En-Yu Yang, Zishen Wan, Yuntian Deng, Vijay Janapa Reddi, Alexander Rush, David Brooks, Gu-Yeon Wei

30.6 - Q-PIM: A Genetic Algorithm based Flexible DNN Quantization Method and Application to Processing-In-Memory Platform

Yun Long, Edward Lee, Daehyun Kim, Saibal Mukhopadhyay

31.1 - Reuse-Trap: Re-Purposing Cache Reuse Distance to Defend Against Side Channel Leakage

Hongyu Fang, Milos Doroslovacki, Guru Venkataramani

31.2 - Deep Learning Multi-Channel Fusion Attack Against Side-Channel Protected Hardware

Benjamin Hettwer, Daniel Fennes, Sebastien Leger, Jan Richter-Brockmann, Stefan Gehrler, Tim Güneysu

31.3 - Learning From A Big Brother - Mimicking Neural Networks in Profiled Side-channel Analysis

Daan van der Valk, Marina Krcek, Stjepan Picek, Shivam Bhasin

31.4 - From Homogeneous to Heterogeneous: Leveraging Deep Learning Based Power Analysis Across Devices

Fan Zhang, Bin Shao, Guorui Xu, Bolin Yang, Ziqi Yang, Zhan Qin, Kui Ren

DESIGN AUTOMATION CONFERENCE 2020 PROCEEDINGS

33.1 - Computational Methods for Biological Exploration

Louis K Scheffer

33.3 - Advancements in Model Checking Methods for System Biological Investigations

Bing Liu, Sara Safa

34.1 - A Cross-Layer Power and Timing Evaluation Method for Wide Voltage Scaling

Wenjie Fu, Leilei Jin, Ming Ling, Yu Zheng, Longxing Shi

34.2 - GRANNITE: Graph Neural Network Inference for Transferable Power Estimation

Yanqing Zhang, Haoxing Ren, Brucek Khailany

34.3 - VarSim: A Fast and Accurate Variability and Leakage Aware Thermal Simulator

Hameedah Sultan, Smruti Sarangi

34.4 - TYMER: A Yield-Based Performance Model for Timing-Speculation SRAM

Shan Shen, Liang Pang, Tianxiang Shao, Ming Ling, Xiao Shi, Longxing Shi

34.5 - Exploiting Zero Data to Reduce Register File and Execution Unit Dynamic Power Consumption in GPGPUs

Ahmad Radaideh, Paul Gratz

34.6 - TP-GNN: A Graph Neural Network Framework for Tier Partitioning in Monolithic 3D ICs

Yi-Chen Lu, Sai Surya Kiran Pentapati, Lingjun Zhu, Kambiz Samadi, Sung Kyu Lim

35.1 - COEXE: An Efficient Co-Execution Architecture for Real-Time Neural Network Services

Liu Chubo, Kenli Li, Mingcong Song, Jiechen Zhao, Keqin Li, Tao Li, Zihao Zeng

35.2 - TSN-Builder: Enabling Rapid Customization of Resource-Efficient Switches for Time-Sensitive Networking

Jinli Yan, Wei Quan, Xiangrui Yang, Wenwen Fu, Yue Jiang, Hui Yang, Zhigang Sun

35.3 - Predictable Memory-CPU Co-Scheduling with Support for Latency-Sensitive Tasks

Daniel Casini, Paolo Pazzaglia, Alessandro Biondi, Marco Di Natale, Giorgio Buttazzo

35.4 - Timing-Accurate General-Purpose I/O for Multi- and Many-Core Systems: Scheduling and Hardware Support

Shuai Zhao, Zhe Jiang, Xiaotian Dai, Iain Bate, Ibrahim Habli, Wanli Chang

35.5 - DPCP-p: A Distributed Locking Protocol for Parallel Real-Time Tasks

Maolin Yang, Zewei Chen, Xu Jiang, Nan Guan, Hang Lei

35.6 - On Computing Exact WCRT for DAG Task

Jinghao Sun, Feng Li, Nan Guan, Wentao Zhu, Minjie Xiang, Zhishan Guo, Wang Yi

36.1 - WET: Write Efficient Loop Tiling for Non-Volatile Main Memory

Mohammad Alshboul, James Tuck, Yan Solihin

DESIGN AUTOMATION CONFERENCE 2020 PROCEEDINGS

36.2 - TCIM: Triangle Counting Acceleration With Processing-In-MRAM Architecture

Xueyan Wang, Jianlei Yang, Yinglin Zhao, Yingjie Qi, Meichen Liu, Xingzhou Cheng, Xiaotao Jia, Xiaoming Chen, Gang Qu, Weisheng ZHAO

36.3 - Towards State-Aware Computation in ReRAM Neural Networks

Yintao He, Ying Wang, Xiandong Zhao, Huawei Li, Xiaowei Li

36.4 - Robust Design of Large Area Flexible Electronics via Compressed Sensing

Leilai Shao, Ting Lei, Tsung-Ching Huang, Zhenan Bao, Tim Cheng

36.5 - Verification for Field-Coupled Nanocomputing Circuits

Marcel Walter, Robert Wille, Frank Sill Torres, Daniel Grosse, Rolf Drechsler

36.6 - Massively Parallel Approximate Simulation of Quantum Circuits

Igor Markov, Aneeqa Fatima, Sergei V. Isakov, Sergio Boixo

37.1 - WarningNet: A Deep Learning Platform for Early Warning of Task Failures under Input Perturbation for Reliable Autonomous Platforms

Minah Lee, Burhan Mudassar, Taesik Na, Saibal Mukhopadhyay

37.2 - Exploring Inherent Sensor Redundancy for Automotive Anomaly Detection

Tianjia He, Lin Zhang, Fanxin Kong, Asif Salekin

37.3 - PISCES: Power-Aware Implementation of SLAM by Customizing Efficient Sparse Algebra

Bahar Asgari, Ramyad Hadidi, Nima Shoghi Ghalehshahi, Hyesoon Kim

37.4 - Dadu-CD: Fast and Efficient Processing-in-Memory Accelerator for Collision Detection

Yuxin Yang, Xiaoming Chen, Yinhe Han

37.5 - Opportunistic Intermittent Control with Safety Guarantees for Autonomous Systems

Chao Huang, Shichao Xu, Zhilu Wang, Shuyue Lan, Wenchao Li, Qi Zhu

41.1 - GPNPU: Enabling Efficient Hardware-Based Direct Convolution with Multi-Precision Support in GPU Tensor Cores

Zhuoran Song, Jianfei Wang, Tianjian Li, Li Jiang, Jing Ke, Xiaoyao Liang, Naifeng Jing

41.2 - Tensor Virtualization Technique to Support Efficient Data Reorganization for CNN Accelerators

Donghyun Kang, Soonhoi Ha

41.3 - Balancing Efficiency and Flexibility for DNN Acceleration via Temporal GPU-Systolic Array Integration

Cong Guo, Yangjie Zhou, Jingwen Leng, Yuhao Zhu, Zidong Du, Quan Chen, Chao Li, Bin Yao, Minyi Guo

41.4 - SIEVE: Speculative Inference on the Edge with Versatile Exportation

Babak Zamirai, Salar Latifi, Pedram Zamirai, Scott Mahlke

42.1 - A Novel GPU Overdrive Fault Attack

Majid Sabbagh, Yunsu Fei, David Kaeli

DESIGN AUTOMATION CONFERENCE 2020 PROCEEDINGS

42.2 - ROPAD: A Fully Digital Highly Predictive Ring Oscillator Probing Attempt Detector

Seyed Hamidreza Moghadas, Michael Pehl

42.3 - Runtime Trust Evaluation and Hardware Trojan Detection Using On-Chip EM Sensors

Jiaji He, Xiaolong Guo, Haocheng Ma, Yanjiang Liu, Yiqiang Zhao, Yier Jin

42.4 - DRAMDig: A Knowledge-Assisted Tool to Uncover DRAM Address Mapping

Minghua Wang, Zhi Zhang, Yueqiang Cheng, Surya Nepal

44.1 - Machine Learning Based Side Channel Attacks and Countermeasures

Dimitrios Serpanos, Shengqi Yang, Marilyn Wolf

44.3 - A 0.26% BER, Machine-Learning Resistant 1028 Challenge-Response PUF in 14nm CMOS Featuring Stability-Aware Adversarial Challenge Selection

Vikram Suresh, Raghavan Kumar, Sanu K. Mathew

45.1 - Learning Concise Models from Long Execution Traces

Natasha Yogananda Jeppu, Thomas Melham, Daniel Kroening, John O'Leary

45.2 - Machine Learning to Set Meta-Heuristic Specific Parameters for High-Level Synthesis Design Space Exploration

Zi Wang, Benjamin Carrion Schaefer

45.3 - A Machine Learning Approach for Reliability-Aware Application Mapping for Heterogeneous Multicores

Rafael B. Tonetto, Hiago M. G. de A. Rocha, Gabriel Nazar, Antonio Carlos Schneider Beck

45.4 - Exploration of Design Space and Runtime Optimization for Affective Computing in Machine Learning Empowered Ultra-Low Power SoC

Yijie Wei, Kofi Otseidu, Jie Gu

46.1 - The Best of Both Worlds: Combining CUDA Graph with an Image Processing DSL

Bo Qiao, M. Akif Özkan, Jürgen Teich, Frank Hannig

46.2 - DDOT: Data Driven Online Tuning for Energy Efficient Acceleration

Sotirios Xydis, Eleftherios Christoforidis, Dimitrios Soudris

46.3 - Efficient Multi-Grained Wear Leveling for Inodes of Persistent Memory File Systems

Chaoshu Yang, Duo Liu, Runyu Zhang, Xianzhang Chen, Shun Nie, Fengshun Wang, Qingfeng Zhuge, Edwin H.-M. Sha

46.4 - ReTriple: Reduction of Redundant Rendering on Android Devices for Performance and Energy Optimizations

Xianfeng Li, Gengchao Li, Xiaole Cui

47.1 - CoinPurse: A Device-Assisted File System with Dual Interfaces

Zhe Yang, Youyou Lu, Erci Xu, Jiwu Shu

DESIGN AUTOMATION CONFERENCE 2020 PROCEEDINGS

47.2 - LOFFS: A Low-Overhead File System for Large Flash Memory on Embedded Devices

Runyu Zhang, Duo Liu, Xianzhang Chen, Xiongxiang She, Chaoshu Yang, Yujuan Tan, Zhaoyan Shen, Zili Shao

47.3 - Layer RBER Variation Aware Read Performance Optimization for 3D Flash Memories

shiqiang nie, Youtao Zhang, weiguo wu, Jun Yang

47.4 - Access Characteristic Guided Partition for Read Performance Improvement on Solid State Drives

Yina Lv, Liang Shi, Qiao Li, Chun Jason Xue, Edwin Sha

51.1 - A Pragmatic Approach to On-Device Incremental Learning System with Selective Weight Updates

Jaekang Shin, Seungkyu Choi, Yeongjae Choi, Lee-Sup Kim

51.2 - SparseTrain: Exploiting Dataflow Sparsity for Efficient Convolutional Neural Networks Training

Pengcheng Dai, Jianlei Yang, Xucheng Ye, Xingzhou Cheng, Junyu Luo, Linghao Song, Yiran Chen, Weisheng ZHAO

51.3 - Tail: An Automated and Lightweight Gradient Compression Framework for Distributed Deep Learning

Jinrong Guo, Songlin Hu, Wang Wang, Chunrong Yao, Jizhong Han, Ruixuan Li, Yijun Lu

51.4 - Convergence-Aware Neural Network Training

Hyungjun OH, Yongseung Yu, Giha Ryu, Gunjoo Ahn, Youri Jeong, Yongjun Park, Jiwon Seo

52.1 - Pythia: Intellectual Property Verification in Zero-Knowledge

Dimitris Mouris, Nektarios Tsoutsos

52.2 - LoPher: SAT-Hardened Logic Embedding on Block Ciphers

Akashdeep Saha, Sayandeep Saha, Siddhartha Chowdhury, Debdeep Mukhopadhyay, Bhargab Bhattacharya

52.3 - AHEC: End-To-End Compiler Framework for Privacy-Preserving Machine Learning Acceleration

Huili Chen, Rosario Cammarota, Farinaz Koushanfar, Felipe Valencia, Francesco Regazzoni

52.4 - Compact Domain-Specific Co-Processor for Accelerating Module Lattice-Based KEM

Jose Maria Bermudo Mera, Furkan Turan, Angshuman Karmakar, Sujoy Sinha Roy, Ingrid Verbauwhede

54.0 - Invited Paper: Building End-to-end IoT Applications with QoS Guarantees

Arne Hamann, David Ginthoer, Dirk Ziegenbein, Selma Saidi, Christian Wietfeld, Anthony Rowe

55.1 - Towards Purposeful Design Space Exploration of Heterogeneous CGRAs: Clock Frequency Estimation

Dennis Leander Wolf, Christoph Spang, Christian Hochberger

55.2 - CL(R)Early: An Early-Stage DSE Methodology for Cross-Layer Reliability-Aware Heterogeneous Embedded Systems

Siva Satyendra Sahoo, Bharadwaj Veeravalli, Akash Kumar

55.3 - A Versatile and Flexible Chiplet-Based System Design for Heterogeneous Manycore Architectures

Hao Zheng, Ke Wang, Ahmedouri

DESIGN AUTOMATION CONFERENCE 2020 PROCEEDINGS

55.4 - Efficiently Exploiting Low Activity Factors to Accelerate RTL Simulation

Scott Beamer, David Donofrio

56.1 - Hardware-Assisted Service Live Migration in Resource-Limited Edge Computing Systems

Zhe Zhou, Xintong Li, Xiaoyang Wang, Zheng Liang, Guangyu Sun, Guojie Luo

56.2 - ApproxFPGAs: Embracing ASIC-Based Approximate Arithmetic Components for FPGA-Based Systems

Bharath Srinivas Prabakaran, Vojtech Mrazek, Zdenek Vasicek, Lukas Sekanina, Muhammad Shafique

56.3 - PEMACx: A Probabilistic Error Analysis Methodology for Adders with Cascaded Approximate Units

Muhammad Abdullah Hanif, Rehan Hafiz, Osman Hasan, Muhammad Shafique

56.4 - AdaSense: Adaptive Low-Power Sensing and Activity Recognition for Wearable Devices

Marina Neseem, Jon Nelson, Sherief Reda

57.1 - A Robust Exponential Integrator Method for Generic Nonlinear Circuit Simulation

Quan Chen

57.2 - Adjoint Transient Sensitivity Analysis for Objective Functions Associated to Many Time Points

Wenfei Hu, Zuochang Ye, Yan Wang

57.3 - MLParest: Machine Learning Based Parasitic Estimation for Custom Circuit Design

Brett Shook, Prateek Bhansali, Chandramouli Kashyap, Chirayu Amin, Siddhartha Joshi

57.4 - ParaGraph: Layout Parasitics and Device Parameter Prediction Using Graph Neural Networks

Haoxing Ren, George Kokai, Walker Turner, Ting Ku

58.1 - An Efficient EPIST Algorithm for Global Placement with Non-Integer Multiple-Height Cells

Jianli Chen, Zhipeng Huang, Ye Huang, Wenxing Zhu, Jun Yu, Yao-Wen Chang

58.2 - Hamiltonian Path Based Mixed-Cell-Height Legalization for Neighbor Diffusion Effect Mitigation

Jianli Chen, Ziran Zhu, Qinghai Liu, Yimin Zhang, Wenxing Zhu, Yao-Wen Chang

58.3 - TDP-ADMM: A Timing Driven Placement Approach for Superconductive Electronic Circuits Using Alternating Direction Method of Multipliers

Soheil Nazar Shahsavani, Massoud Pedram

58.4 - CUGR: Detailed-Routability-Driven 3D Global Routing with Probabilistic Resource Model

Jinwei Liu, Chak-Wa Pui, Fangzhou Wang, Evangeline Young

62.1 - HybridDNN: A Framework for High-Performance Hybrid DNN Accelerator Design and Implementation

Hanchen Ye, Xiaofan Zhang, Zhize Huang, Gengsheng Chen, Deming Chen

62.2 - EDD: Efficient Differentiable DNN Architecture and Implementation Co-Search for Embedded AI Solutions

Yuhong Li, Cong Hao, Xiaofan Zhang, Xinheng Liu, Yao Chen, Jinjun Xiong, Wen-mei Hwu, Deming Chen

DESIGN AUTOMATION CONFERENCE 2020 PROCEEDINGS

62.3 - SCA: A Secure CNN Accelerator for Both Training and Inference

Lei Zhao, Youtao Zhang, Jun Yang

62.4 - Monitoring the Health of Emerging Neural Network Accelerators with Cost-Effective Concurrent Test

Qi Liu, Tao Liu, Zihao Liu, Wujie Wen, Chengmo Yang

62.5 - A History-Based Auto-Tuning Framework for Fast and High-Performance DNN Design on GPU

Jiandong Mu, Mengdi Wang, Lanbo Li, Jun Yang, Wei Lin, Wei Zhang

62.6 - DRMap: A Generic DRAM Data Mapping Policy for Energy-Efficient Processing of Convolutional Neural Networks

Rachmad Vidya Wicaksana Putra, Muhammad Abdullah Hanif, Muhammad Shafique

62.6 - DRMap: A Generic DRAM Data Mapping Policy for Energy-Efficient Processing of Convolutional Neural Networks

Rachmad Vidya Wicaksana Putra, Muhammad Abdullah Hanif, Muhammad Shafique

63.1 - Wafer Map Defect Patterns Classification Using Deep Selective Learning

Mohamed Baker Alawieh, Duane Boning, David Z. Pan

63.2 - HITSFL: Design of a Cost-Effective HIS-Insensitive TNU-Tolerant and SET-Filtering Latch for Safety-Critical Applications

Aibin Yan, Xiangfeng Feng, Xiaohu Zhao, Hang Zhou, Jie Cui, Zuobin Ying, Patrick Girard, Xiaoqing Wen

63.3 - Exploring a Bayesian Optimization Framework Compatible with Digital Standard Flow for Soft-Error-Tolerant Circuit

Yan Li, Xiaoyoung Zeng, Zhengqi Gao, Liyu Lin, Jun Tao, Jun Han, Xu Cheng, Mehdi Tahoori, Xiaoyang Zeng

63.4 - DVFS-Based Scrubbing Scheduling for Reliability Maximization on Parallel Tasks in SRAM-based FPGAs

Rui Li, Heng Yu, Weixiong Jiang, Yajun Ha

63.5 - PAIR: Pin-Aligned In-DRAM ECC Architecture Using Expandability of Reed-Solomon Code

Sangmok Jeong, SeungYup Kang, Joon-Sung Yang

63.6 - Tier-Scrubbing: An Adaptive and Tiered Disk Scrubbing Scheme with Improved MTTD and Reduced Cost

Ji Zhang, Yuanzhang Wang, Yangtao Wang, Ke Zhou, Schelter Sebastian, Ping Huang, Bin Cheng, Yongguang Ji

65.2 - Software Defined Accelerators from Learning Tools Environment

Antonino Tumeo, Vito Giovanni Castellana, Marco Minutoli, Joseph Manzano, Vinay Amatya, David Brooks, Gu-Yeon Wei

65.3 - Creating an Agile Hardware Design Flow

Clark Barrett, Kayvon Fatahalian, Pat Hanrahan, Mark Horowitz, Priyanka Raina

DESIGN AUTOMATION CONFERENCE 2020 PROCEEDINGS

65.4 - Chipyard: An Integrated SoC Research and Implementation Environment

John Wright, Colin Schmidt, Paul Rigge, Harrison Liew, Daniel Grubb, David Biancolin, Albert Magyar, Nathan Pemberton, Albert Ou, Howard Mao, Jerry Zhao, Abraham Gonzalez, Sagar Karandikar, Alon Amid, Jonathan Bachrach, Borivoje Nikolic, Krste Asanovic

66.1 - Kite: A Family of Heterogeneous Interposer Topologies Enabled via Accurate Interconnect Modeling

Srikant Bharadwaj, Jieming Yin, Brad Beckmann, Tushar Krishna

66.2 - CDRing: Reconfigurable Ring Architecture by Exploiting Cycle Decomposition of Torus Topology

Liang Wang, Leibo Liu, Xiaohang Wang, Jie Han, Chenchen Deng, Shaojun Wei

66.3 - ZENCO: Zero-bytes based ENCOding for Non-Volatile Buffers in On-Chip Interconnects

Khushboo Rani, Hemangee Kapoor

66.4 - Topological Structure and Physical Layout Codesign for Wavelength-Routed Optical Networks-on-Chip

Yu-Sheng Lu, Sheng-Jung Yu, Yao-Wen Chang

66.5 - Characterization and Applications of Spatial Variation Models for Silicon Microring-Based Optical Transceivers

Yuyang Wang, Jared Hulme, Peng Sun, Mudit Jain, M. Ashkan Seyed, Marco Fiorentino, Raymond G. Beausoleil, Kwang-Ting Cheng

67.1 - R2D3: A Reliability Engine for 3D Parallel Systems

Javad Bagherzadeh, Aporva Amarnath, Jielun Tan, Subhankar Pal, Ronald Dreslinski

67.2 - Proactive Aging Mitigation in CGRAs through Utilization-Aware Allocation

Marcelo Brandalero, Bernardo Neuhaus Lignati, Antonio Carlos Schneider Beck, Muhammad Shafique, Michael Hübner

67.3 - TAEM: On-Chip Transfer-Aware Effective Loop Mapping for CGRAs

Mingyang Kou, Jiangyuan Gu, Shaojun Wei, Hailong Yao, Shouyi Yin

67.4 - Remote Atomic Extension (RAE) for Scalable High Performance Computing

Xi Wang, Brody Williams, John D. Leidel, Alan Ehret, Michel Kinsy, Yong Chen

67.5 - ATUNs: Modular and Scalable Support for Atomic Operations in a Shared Memory Multiprocessor

Andreas Kurth, Samuel Riedel, Florian Zaruba, Torsten Hoefler, Luca Benini

67.6 - BPU: A Blockchain Processing Unit for Accelerated Smart Contract Execution

Tao Lu, Lu Peng

68.1 - PIM-Assembler: A Processing-in-Memory Platform for Genome Assembly

Shaahin Angizi, Naima Ahmed Fahmi, Wei Zhang, Deliang Fan

68.2 - RedCache: Reduced DRAM Caching

Payman Behnam, Mahdi Bojnordi

DESIGN AUTOMATION CONFERENCE 2020 PROCEEDINGS

68.3 - Learning to Predict IR Drop with Effective Training for ReRAM-Based Neural Network Hardware

Sugil Lee, Giju Jung, Jongeun Lee, Mohammed Fouda, Ahmed Eltawil, Fadi Kurdahi

68.4 - Centaur: Hybrid Processing in On/Off-Chip Memory Architecture for Graph Analytics

Abraham Addisie, Valeria Bertacco

68.5 - CryptoPIM: In-Memory Acceleration for RLWE Lattice-Based Cryptography

Hamid Nejatollahi, Saransh Gupta, Mohsen Imani, Rosario Cammarota, Tajana Rosing, Nikil Dutt

68.6 - CRAFT: High Resolution FFT Accelerator In Spintronic Computational RAM

Husrev Cilasun, Salonik Resch, Zamshed Chowdhury, Erin Olson, Masoud Zabihi, Zhengyang Zhao, Thomas Peterson, Jian-Ping Wang, Sachin Sapatnekar, Ulya Karpuzcu

69.1 - A Two-Way SRAM Array Based Accelerator for Deep Neural Network On-Chip Training

Hongwu Jiang, Shanshi Huang, Xiaochen Peng, Jian-Wei Su, Yen-Chi Chou, Wei-Hsing Huang, Ta-Wei Liu, Ruhui Liu, Meng-Fan Chang, Shimeng Yu

69.2 - Bit-Parallel Vector Composability for Neural Acceleration

Soroush Ghodrati, Hardik Sharma, Cliff Young, Nam Sung Kim, Hadi Esmailzadeh

69.3 - Co-Exploration of Neural Architectures and Heterogeneous ASIC Accelerator Designs Targeting Multiple Tasks

Lei Yang, Zheyu Yan, Meng Li, Hyoukjun Kwon, Liangzhen Lai, Tushar Krishna, Vikas Chandra, Weiwen Jiang, Yiyu Shi

69.4 - Hardware Acceleration of Graph Neural Networks

Adam Auten, Matthew Tomei, Rakesh Kumar

69.5 - FlexReduce: Flexible All-Reduce for Distributed Deep Learning on Asymmetric Network Topology

Jinho Lee, Inseok Hwang, Soham Shah, Minsik Cho

69.6 - Non-Uniform DNN Structured Subnets Sampling for Dynamic Inference

li yang, Zhezhi He, Yu Cao, Deliang Fan

73.1 - An Efficient Deep Learning Accelerator for Compressed Video Analysis

Yongchen Wang, Ying Wang, Huawei Li, Yinhe Han, Xiaowei Li

73.2 - Prediction Confidence based Low Complexity Gradient Computation for Accelerating DNN Training

Dongyeob Shin, Geonho Kim, Joongho Jo, Jongsun Park

73.3 - STC: Significance-Aware Transform-Based Codec Framework for External Memory Access Reduction

Feng Xiong, Fengbin Tu, Man Shi, Yang Wang, Leibo Liu, Shaojun Wei, Shouyi Yin

73.4 - O-2A: Low Overhead DNN Compression with Outlier-Aware Approximation

Nguyen Dong Ho, Minh Son Le, Ik Joon Chang

DESIGN AUTOMATION CONFERENCE 2020 PROCEEDINGS

74.1 - Hawkware: Network Intrusion Detection Based on Behavior Analysis with ANNs on an IoT Device

Sunwoo Ahn, Hayoon Yi, Younghan Lee, Whoi Ree Ha, Giyeol Kim, Yunheung Paek

74.2 - Hardware-Assisted Intellectual Property Protection of Deep Learning Models

Abhishek Chakraborty, Ankit Mondal, Ankur Srivastava

74.3 - Defending Bit-Flip Attack through DNN Weight Reconstruction

Jingtao Li, Adnan Siraj Rakin, Yan Xiong, Liangliang Chang, Zhezhi He, Deliang Fan, Chaitali Chakrabarti

74.4 - Prive-HD: Privacy-Preserved Hyperdimensional Computing

Behnam Khaleghi, Mohsen Imani, Tajana Rosing

76.1 - Autonomous Warehouse-Scale Computers

Sundar Dev, David Lo, Liquan Cheng, Parthasarathy Ranganathan

76.2 - Online Adaptive Learning for Runtime Resource Management of Heterogeneous SoCs

Raid Z Ayoub, Michael Kishinevsky, Sumit Mandal, Umit Ogras, Janardhan Rao Doppa, Partha Pande

76.3 - Scenario-Based Soft Real-Time Hybrid Application Mapping for MPSoCs

Jan Spieck, Stefan Wildermann, Jürgen Teich

77.1 - Routing Topology and Time-Division Multiplexing Co-Optimization for Multi-FPGA Systems

Tung-Wei Lin, Wei-Chen Tai, Yu-Cheng Lin, Iris Hui-Ru Jiang

77.2 - A Provably Good Wavelength-Division-Multiplexing-Aware Clustering Algorithm for On-Chip Optical Routing

Yu-Sheng Lu, Sheng-Jung Yu, Yao-Wen Chang

77.3 - Via-Based Redistribution Layer Routing for InFO Packages with Irregular Pad Structures

Hsiang-Ting Wen, Yu-Jie Cai, Yang Hsu, Yao-Wen Chang

77.4 - The Tao of PAO: Anatomy of a Pin Access Oracle for Detailed Routing

Andrew B. Kahng, Lutong Wang, Bangqi Xu

78.1 - AXI HyperConnect: A Predictable, Hypervisor-level AXI Interconnect for Hardware Accelerators in FPGA SoC

Francesco Restuccia, Alessandro Biondi, Mauro Marinoni, Giorgiomaria Cicero, Giorgio Buttazzo

78.2 - FCNNLib: An Efficient and Flexible Convolution Algorithm Library on FPGAs

Qingcheng Xiao, Liqiang Lu, Jiaming Xie, Yun Liang

78.3 - Exploiting Computation Reuse for Stencil Accelerators

Yuze Chi, Jason Cong

78.4 - Towards Memory-Efficient Streaming Processing with Counter-Cascading Sketching on FPGA

Minjin Tang, mei wen, Junzhong Shen, Xiaolei Zhao, Chunyuan Zhang

79.1 - Don't-Care-Based Node Minimization for Threshold Logic Networks

Yung-Chih Chen, Hao-Ju Chang, Li-Cheng Zheng

DESIGN AUTOMATION CONFERENCE 2020 PROCEEDINGS

79.2 - ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set

Chang Meng, Weikang Qian, Alan Mishchenko

79.3 - Probabilistic Error Propagation Through Approximated Boolean Networks

Jorge Echavarria, Stefan Wildermann, Oliver Keszocze, Jürgen Teich

79.4 - Multiplicative Complexity of Autosymmetric Functions: Theory and Applications to Security

Anna Bernasconi, Stelvio Cimato, Valentina Ciriani, Maria Chiara Molteni

80.1 - Lattice: An ADC/DAC-less ReRAM-Based Processing-In-Memory Architecture for Accelerating Deep Convolution Neural Networks

Qilin Zheng, Zishun Feng, Bonan Yan, Zongwei Wang, Yimao Cai, Ru Huang, Yiran Chen, Chia-Lin Yang, Hai Li

80.2 - PCNN: Pattern-Based Fine-Grained Regular Pruning Towards Optimizing CNN Accelerators

Zhanhong Tan, Jiebo Song, Xiaolong Ma, Sia-Huat Tan, Hongyang Chen, Yuanqing Miao, Yifu Wu, Shaokai Ye, Yanzhi Wang, Dehui Li, Kaisheng Ma

80.3 - Best of Both Worlds: AutoML Codesign of a CNN and its Hardware Accelerator

Mohamed Abdelfattah, Lukasz Dudziak, Thomas Chau, Royson Lee, Hyeji Kim, Nicholas Lane

80.4 - Scalable Multi-FPGA Acceleration for Large RNNs with Full Parallelism Levels

Dongup Kwon, Suyeon Hur, Hamin Jang, Eriko Nurvitadhi, Jangwoo Kim

81.1 - On Countermeasures Against the Thermal Covert Channel Attacks Targeting Many-Core Systems

Hengli Huang, Xiaohang Wang, Yingtao Jiang, Amit Singh, Mei Yang, Letian Huang

81.2 - Romeo: Conversion and Evaluation of HDL Designs in the Encrypted Domain

Charles Gouert, Nektarios Tsoutsos

81.3 - Impeccable Circuits II

Aein Rezaei Shahmirzadi, Shahram Rasoolzadeh, Amir Moradi

81.4 - On the Security of Strong Memristor-Based Physically Unclonable Functions

Shaza Zeitouni, Emmanuel Stapf, Hossein Fereidooni, Ahmad-Reza Sadeghi

83.1 - In-Memory Computing in Emerging Memory Technologies for Machine Learning: An Overview

Kaushik Roy, Indranil Chakraborty, Mustafa Fayez Ahmed Ali, Amogh Agrawal, Aayush Ankit

84.1 - Deep Learning-Driven Simultaneous Layout Decomposition and Mask Optimization

Wei Zhong, Shuxiang Hu, Yuzhe Ma, Haoyu Yang, Xiuyuan Ma, Bei Yu

84.2 - Adaptive Layout Decomposition with Graph Embedding Neural Networks

Wei Li, Jialu Xia, Yuzhe Ma, Jialu Li, Yibo Lin, Bei Yu

DESIGN AUTOMATION CONFERENCE 2020 PROCEEDINGS

84.3 - GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning

Hanrui Wang, Kuan Wang, Jiacheng Yang, Linxiao Shen, Nan Sun, Hae-Seung Lee, Song Han

84.4 - An Efficient and Robust Yield Optimization Method for High-Dimensional SRAM Circuits

Xiaodong Wang, Tianchen Gu, Changhao Yan, Xiulong Wu, Fan Yang, Sheng-Guo Wang, Dian Zhou, Xuan Zeng

85.1 - PETNet: Polycount and Energy Trade-Off Deep Networks for Producing 3D Objects from Images

Nitthilan Kannappan Jayakodi, Jana Doppa, Partha Pratim Pande

85.2 - SHIELDenn: Online Accelerated Framework for Fault-Tolerant Deep Neural Network Architectures

Navid Khoshavi, Arman Roohi, Connor Broyles, Saman Sargolzaei, Yu Bi, David Z. Pan

85.3 - INCA: INTERRUPTIBLE CNN ACCELERATOR FOR MULTI-TASKING IN EMBEDDED ROBOTS

Jincheng Yu, Zhilin Xu, Shulin Zeng, Chao Yu, Jiantao Qiu, Chaoyang Shen, Yuanfan Xu, Guohao Dai, Yu Wang, Huazhong Yang

85.4 - How to Cut Out Expired Data with Nearly Zero Overhead for Solid-State Drives

Wei-Lin Wang, Tseng-Yi Chen, Yuan-Hao Chang, Hsin-Wen Wei, Wei-Kuan Shih

86.1 - Just Like the Real Thing: Fast Weak Simulation of Quantum Computation

Stefan Hillmich, Igor Markov, Robert Wille

86.2 - CODAR : A Contextual Duration-Aware Qubit Mapping for Various NISQ Devices

Haowei Deng, Yu Zhang, Quanxi Li

86.3 - The Power of Simulation for Equivalence Checking in Quantum Computing

Lukas Burgholzer, Robert Wille

86.4 - An Efficient Circuit Compilation Flow for Quantum Approximate Optimization Algorithm

Mahabubul Alam, Abdullah Ash-Saki, Swaroop Ghosh

87.1 - Dynamic Information Flow Tracking for Embedded Binaries Using SystemC-Based Virtual Prototypes

Pascal Pieper, Vladimir Herdt, Daniel Grosse, Rolf Drechsler

87.2 - UEFI Firmware Fuzzing with Simics Virtual Platform

Zhenkun Yang, Yuriy Viktorov, Jin Yang, Jiewen Yao, vincent zimmer

87.3 - A Formal Approach for Detecting Vulnerabilities to Transient Execution Attacks in Out-Of-Order Processors

Mohammad Rahmani Fadiheh, Johannes Müller, Raik Brinkmann, Subhasish Mitra, Dominik Stoffel, Wolfgang Kunz

87.4 - Closing the RISC-V Compliance Gap: Looking from the Negative Testing Side

Vladimir Herdt, Daniel Grosse, Rolf Drechsler

88.1 - Extending the RISC-V ISA for Efficient RNN-Based 5G Radio Resource Management

Renzo Andri, Tomas Henriksson, Luca Benini

DESIGN AUTOMATION CONFERENCE 2020 PROCEEDINGS

88.2 - Taming Unstructured Sparsity on GPUs via Latency-Aware Optimization

Maohua Zhu, Yuan Xie

88.3 - FTDL: A Tailored FPGA-Overlay for Deep Learning with High Scalability

Runbin Shi, Yuhao Ding, Xuechao Wei, He Li, Hang Liu, Hayden So, Caiwen Ding

88.4 - 3D CNN Acceleration on FPGA using Hardware-Aware Pruning

Mengshu Sun, Pu Zhao, Mehmet Gungor, Miriam Leeser, Massoud Pedram, Xue Lin

88.5 - STANNIS: Low-Power Acceleration of DNN Training Using Computational Storage Devices

Ali HeydariGorji, Mahdi Torabzadehkashi, Siavash Rezaei, Hossein Bobarshad, Vladimir Alves, Pai H. Chou

88.6 - ReSiPE: ReRAM-Based Single-Spiking Processing-In-Memory Engine

Ziru Li, Bonan Yan, Hai Li

89.1 - BrezeFlow: Unified Debugger for Android CPU Power Governors and Schedulers on Edge Devices

Alexander Hoffman, Anuj Pathania, Philipp Kindt, Samarjit Chakraborty, Tulika Mitra

89.2 - EANeM: Energy-Aware Network Stack Management for Mobile Devices

Chungseop Lee, Keonhyuk Lee, Mingoo Kang, Hyukjun Lee

89.3 - ICS Protocol Fuzzing: Coverage Guided Packet Crack and Generation

Zhengxiong Luo, Feilong Zuo, Yuheng Shen, Xun Jiao, Wanli Chang, Yu Jiang

89.4 - Camouflage: Hardware-Assisted CFI for the ARM Linux Kernel

Remi Denis-Courmont, Hans Liljestrand, Carlos Chinea, Jan-Erik Ekberg

91.3 - Vehicular and Edge Computing for Emerging Connected and Autonomous Vehicle Applications

Sujit Dey, Jishen Zhao, Sabur Baidya, Yujen Ku, Hengyu Zhao

92.1 - TEVoT: Timing Error Modeling of Functional Units under Dynamic Voltage and Temperature Variations

Xun Jiao, Dongning Ma, Wanli Chang, Yu Jiang

92.2 - Statistical Timing Analysis considering Multiple-Input Switching

Debjit Sinha, Vasant Rao, Chaitanya Peddawad, Michael Wood, Jeffrey Hemmett, Suriya Skariah, Patrick Williams

92.3 - An Efficient Critical Path Generation Algorithm Considering Extensive Path Constraints

Guannan Guo, Tsung-Wei Huang, Chun-Xun Lin, Martin Wong

92.4 - Fast and Accurate Wire Timing Estimation on Tree and Non-Tree Net Structures

Hsien-Han Cheng, Iris Hui-Ru Jiang, Oscar Ou

92.5 - Latch Clustering for Timing-Power Co-Optimization

Chau-Chin Huang, Gustavo Tellez, Gi-Joon Nam, Yao-Wen Chang

DESIGN AUTOMATION CONFERENCE 2020 PROCEEDINGS

92.6 - Closing the Design Loop: Bayesian Optimization Assisted Hierarchical Analog Layout Synthesis

Mingjie Liu, Keren Zhu, Xiyuan Tang, Biying Xu, Wei Shi, Nan Sun, David Z. Pan

93.1 - NACU: A Non-Linear Arithmetic Unit for Neural Networks

Guido Baccelli, Dimitrios Stathis, Ahmed Hemani, Maurizio Martina

93.2 - Enhancing Thread-Level Parallelism in Asymmetric Multicores using Transparent Instruction Offloading

Jackson Dellagostin Souza, Madhavan Manivannan, Miquel Pericas, Antonio Carlos Schneider Beck

93.3 - A Simple Cache Coherence Scheme for Integrated CPU-GPU Systems

Ardhi Wiratama Baskara Yudha, Reza Pulungan, Henry Hoffmann, Yan Solihin

93.4 - Navigator: Dynamic Multi-Kernel Scheduling to Improve GPU Performance

Jiho Kim, John Kim, Yongjun Park

94.1 - Permutation-Write: Optimizing Write Performance and Energy for Skyrmion Racetrack Memory

Tsun-Yu Yang, Ming-Chang Yang, Jiawei Li, Wang Kang

94.2 - Reducing DRAM Access Latency via Helper Rows

Xin Xin, Youtao Zhang, Jun Yang

94.3 - Improving the Concurrency Performance of Persistent Memory Transactions on Multicores

Qing Wang, Youyou Lu, Zhongjie Wu, Fan Yang, Jiwu Shu

94.4 - Reducing Bit Writes in Non-Volatile Main Memory by Similarity-Aware Compression

Zhangyu Chen, Yu Hua, Pengfei Zuo, Yuanyuan Sun, Yuncheng Guo

94.5 - PattPIM: A Practical ReRAM-Based DNN Accelerator by Reusing Weight Pattern Repetitions

Yuhao Zhang, Zhiping Jia, Yungang Pan, Hongchao Du, Zhaoyan Shen, Mengying Zhao, Zili Shao

94.6 - KFR: Optimal Cache Management with K-Framed Reclamation for Drive-Managed SMR Disks

Chenlin MA, Yi Wang, Zhaoyan Shen, Zili Shao

95.1 - PIM-Prune: Fine-Grain DCNN Pruning for Crossbar-Based Process-In-Memory Architecture

Chaoqun Chu, Yanzhi Wang, Yilong Zhao, Xiaolong Ma, Shaokai Ye, Yunyan Hong, Yinhe Han, Li Jiang

95.2 - Tight Compression: Compressing CNN Model Tightly Through Unstructured Pruning and Simulated Annealing Based Permutation

Xizi Chen, Jingyang Zhu, Jingbo Jiang, Chi-Ying Tsui

95.3 - Q-CapsNets: A Specialized Framework for Quantizing Capsule Networks

Alberto Marchisio, Beatrice Bussolino, Alessio Colucci, Maurizio Martina, Guido Masera, Muhammad Shafique

95.4 - Intermittent Inference with Nonuniformly Compressed Multi-Exit Neural Network for Energy Harvesting Powered Devices

Yawen Wu, Zhepeng Wang, Zheng Jia, Yiyu Shi, Jingtong Hu

DESIGN AUTOMATION CONFERENCE 2020 PROCEEDINGS

95.5 - High PE Utilization CNN Accelerator with Channel Fusion Supporting Pattern-Compressed Sparse Neural Networks

Jingyu Wang, Songming Yu, Jinshan Yue, Zhe Yuan, Zhuqing Yuan, Huazhong Yang, Xueqing Li, Yongpan Liu

95.6 - BPNet: Branch-pruned Conditional Neural Network for Systematic Time-accuracy Tradeoff

Kyungchul Park, Chanyoung Oh, Youngmin Yi

100.1 - Late Breaking Results: Reinforcement Learning-based Power Management Policy for Mobile Device Systems

Eunji Kwon, Sodam Han, Yoonho Park, Young Hwan Kim, Seokhyeong Kang

100.2 - Late Breaking Results: MEMTONIC: A Neuromorphic Accelerator for Energy-efficient Recurrent Learning

Dharanidhar Dang, Sahar Taheri, Bill Lin, Debashis Sahoo

100.3 - Late Breaking Results: LDFSM: A Low-Cost Bit-Stream Generator for Low-Discrepancy Stochastic Computing

Sina Asadi, M. Hassan Najafi

100.4 - Late Breaking Results: An Analytical Timing-Driven Placer for Heterogeneous FPGAs

Zhifeng Lin, Yanyue Xie, Gang Qian, Sifei Wang, Jun Yu, Jianli Chen

100.5 - Late Breaking Results: Design Dependent Mega Cell Methodology for Area and Power Optimization

Chien-Pang Lu, Iris Hui-Ru Jiang, Chih-Wen Yang

100.6 - Late Breaking Results: A Neural Network that Routes ICs

Dmitry Utyamishchev, Inna Partin-Vaisband

100.7 - Late Breaking Results: Can You Hear Me? Towards Ultra Low-Cost Hearing Screening

Nils Heitmann, Philipp H. Kindt, Samarjit Chakraborty

100.8 - Late Breaking Results: Enabling Containerized Computing and Orchestration of ROS-based Robotic SW Applications on Cloud-Server-Edge Architectures

Stefano Aldegheri, Nicola Bombieri, Franco Fummi, Simone Girardi, Riccardo Muradore, Nicola Piccinelli

100.9 - Late Breaking Results: Pole-aware Analog Placement Considering Monotonic Current Flow and Crossing-Wire Minimization

Abhishek Patyal, Hung-Ming Chen, Mark Po-Hung Lin

100.10 - Late Breaking Results: Building an On-Chip Deep Learning Memory Hierarchy Brick by Brick

Isak Edo Vivancos, Sayeh Sharify, Milos Nikolic, Ciaran Bannon, Mostafa Mahmoud, Alberto Delmas Lascorz, Andreas Moshovos

100.11 - Late Breaking Results: Automatic Adaptive MOM Capacitor Cell Generation for Analog and Mixed-Signal Layout Design

Tzu-Wei Wang, Po-Chang Wu, Mark Po-Hung Lin

DESIGN AUTOMATION CONFERENCE 2020 PROCEEDINGS

100.12 - Late Breaking Results: FRIENDS - Finding Related Interesting Events via Neighbor Detection
Raviv Gal, Alexander Ivrii, Haim Kermany, Ziv Nevo, Avi Ziv

100.13 - Late Breaking Results: Automated Hardware Generation of CNN Models on FPGAs
Danielle Tchuinkou Kwadjo, Christophe Bobda