# **Signetics**

# 74181, LS181, S181 Arithmetic Logic Units

4-Bit Arithmetic Logic Unit Product Specification

#### **Logic Products**

#### **FEATURES**

- Provides 16 arithmetic operations: ADD, SUBTRACT, COMPARE, DOUBLE, plus 12 other arithmetic operations
- Provides all 16 logic operations of two variables: Exclusive-OR, Compare, AND, NAND, NOR, OR, plus 10 other logic operations
- Full lookahead carry for highspeed arithmetic operation on long words

### DESCRIPTION

The '181 is a 4-bit high-speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select inputs  $(S_0-S_3)$  and the Mode Control Input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on active HIGH or active LOW operands. The Function Table lists these operations.

| TYPE    | TYPICAL PROPAGATION DELAY | TYPICAL SUPPLY CURRENT (TOTAL) |
|---------|---------------------------|--------------------------------|
| 74181   | 22ns                      | 91mA                           |
| 74LS181 | 22ns                      | 21mA                           |
| 74S181  | 11ns                      | 120mA                          |

#### ORDERING CODE

| PACKAGES    | COMMERCIAL RANGE<br>V <sub>CC</sub> = 5V ±5%; T <sub>A</sub> = 0°C to +70°C |
|-------------|---|
| Plastic DIP | N74181N, N74LS181N, N74S181N  |

#### NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

| PINS                        | DESCRIPTION | 74   | 748   | 74LS   |
|-----------------------------|-------------|------|-------|--------|
| Mode                        | Input       | 1ul  | 1Sul  | 1LSul  |
| Ā or B                      | Inputs      | 3ul  | 3Sul  | 3LSul  |
| S                           | Inputs      | 4ui  | 4Sul  | 4LSul  |
| Carry                       | Input       | 5ul  | 5Sul  | 5LSul  |
| $F_0 - F_3 = B$ , $C_{n+4}$ | Outputs     | 10ul | 10Sul | 10LSul |
| G                           | Output      | 10ul | 10Sul | 40LSul |
| P                           | Output      | 10ul | 10Sul | 20LSul |


#### NOTE

Where a 74 unit load (ul) is understood to be 40 $\mu$ A  $I_{IH}$  and -1.6mA  $I_{IL}$ , a 74S unit load (Sul) is 50 $\mu$ A  $I_{IH}$  and -2.0mA  $I_{IL}$ , and 74LS unit load (LSul) is 20 $\mu$ A  $I_{IH}$  and -0.4mA  $I_{IL}$ .


#### PIN CONFIGURATION



## LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)



74181, LS181, S181

When the Mode Control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control Input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the Cn+4 output, or for carry lookahead between packages using the signals P (Carry Propagate) and G (Carry Generate). P and G are not affected by carry in. When speed requirements are not stringent, it can be used in a simple ripple carry mode by connecting the Carry output (Cn + 4) signal to the Carry input (Cn) of the next unit. For high-speed operation the device is used in conjunction with the '182 carry lookahead circuit. One carry lookahead package is required for each group of four '181 devices. Carry lookahead can be provided at various levels and offers highspeed capability over extremely long word lengths.

The A = B output from the device goes HIGH when all four F outputs are HIGH and can be used to indicate logic equivalence over 4 bits when the unit is in the subtract mode. The A = B output is open collector and can be wired-AND with other A = B outputs to give a comparison for more than 4 bits. The A = B signal can also be used with the  $C_{n+4}$  signal to indicate A > B and A < B.


The Function Table lists the arithmetic operations that are performed without a carry in. An

incoming carry adds a one to each operation. Thus, select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied.

Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus, a carry is generated when there is no underflow and no carry is generated when there is underflow.

As indicated, this device can be used with either active LOW inputs producing active LOW outputs or with active HIGH inputs producing active HIGH outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol.

#### LOGIC DIAGRAM



# 74181, LS181, S181


## MODE SELECT - FUNCTION TABLE

| ٨              | AODE SELE      | ECT INPUT      | s   | ACTIVE HIGH INPUTS<br>& OUTPUTS |  |  |  |
|----------------|----------------|----------------|-----|---------------------------------|--|--|--|
| S <sub>3</sub> | S <sub>2</sub> | S <sub>1</sub> | So  | Logic<br>(M = H)                | Arithmetic**<br>(M = L) (C <sub>n</sub> = H) |  |  |
| L              | L              | L              | L   | Ā                               | Α  |  |  |
| L              | L              | L              | Н   | A + B                           | A + B  |  |  |
| L              | L              | H              | L   | ĀB                              | A + B  |  |  |
| L              | L              | н              | н   | Logical 0                       | minus 1                                      |  |  |
| L              | H              | L              | L   | AB                              | A plus AB                                    |  |  |
| l L            | н              | L              | ) н | B                               | (A + B) plus AB                              |  |  |
| L              | ( н            | Н              | l L | A⊕B                             | A minus B minus 1                            |  |  |
| ) L            | н              | H              | н   | ΑB                              | AB minus 1                                   |  |  |
| \ н            | L              | L              | L   | Ã+B                             | A plus AB                                    |  |  |
| Н              | L              | L              | н   | Ā⊕B                             | A plus B                                     |  |  |
| н              | L              | н              | L   | В                               | (A + B) plus AB                              |  |  |
| н              | L i            | Н              | Н   | AB                              | AB minus 1                                   |  |  |
| Н              | H              | L              | L   | Logical 1                       | A plus A*                                    |  |  |
| н              | н              | L              | Н   | A+B                             | (A + B) plus A                               |  |  |
| н              | н              | н              | L   | A + B                           | (A + B) plus A                               |  |  |
| Н              | Н              | Н              | Н   | Α                               | A minus 1                                    |  |  |

|                       | MODE SELI      | ECT INPUT      | S              | ACTIVE LOW INPUTS & OUTPUTS |  |  |  |  |
|-----------------------|----------------|----------------|----------------|-----------------------------|--|--|--|--|
| <b>S</b> <sub>3</sub> | S <sub>2</sub> | S <sub>1</sub> | S <sub>0</sub> | Logic<br>(M = H)            | Arithmetic**<br>(M = L) (C <sub>n</sub> = L) |  |  |  |
| L                     | L              | L              | L              | Ā                           | A minus 1                                    |  |  |  |
| L                     | L              | L              | Н              | ĀB                          | AB minus 1                                   |  |  |  |
| L                     | ) L            | н              | L              | Ā+B                         | AB minus 1                                   |  |  |  |
| l L                   | L              | Н              | Н              | Logical 1                   | minus 1                                      |  |  |  |
| L                     | Н              | L              | L              | A + B                       | A plus (A + B)                               |  |  |  |
| L                     | Н              | L              | Н              | B                           | AB plus (A + B)                              |  |  |  |
| L                     | H              | Н              | L              | A●B                         | A minus B minus 1                            |  |  |  |
| L                     | Н              | Н.             | Н              | A+B                         | Ì A + B                                      |  |  |  |
| Н                     | L              | L              | L              | ĀB                          | A plus (A + B)                               |  |  |  |
| ) H                   | L              | L              | Н              | A⊕B                         | A plus B                                     |  |  |  |
| Н                     | L              | н              | L.             | В                           | AB (A + B)                                   |  |  |  |
| Н                     | L              | Н              | Н              | A+B                         | A + B  |  |  |  |
| Н                     | н              | L              | L              | Logical 0                   | A plus A*                                    |  |  |  |
| Н                     | Н              | L              | Н              | AB                          | AB plus A                                    |  |  |  |
| ) н                   | ) н            | Н              | L              | AB                          | AB plus A                                    |  |  |  |
| Н                     | Н              | Н              | Н              | Α                           | Α  |  |  |  |

L = LOW voltage

<sup>\*\*</sup>Arithmetic operations expressed in 2s complement notation.



H = HIGH voltage level

<sup>\*</sup>Each bit is shifted to the next more significant position.

74181, LS181, S181

## ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

|                  | PARAMETER                                      | 74                       | UNIT                     |                          |    |
|------------------|--|--------------------------|--------------------------|--------------------------|----|
| V <sub>CC</sub>  | Supply voltage                                 | 7.0                      | 7.0                      | 7.0                      | V  |
| VIN              | Input voltage                                  | -0.5 to +5.5             | -0.5 to +5.5             | -0.5 to +5.5             | ٧  |
| I <sub>IN</sub>  | Input current                                  | -30 to +5                | -30 to +1                | -30 to +5                | mA |
| V <sub>OUT</sub> | Voltage applied to output in HIGH output state | -0.5 to +V <sub>CC</sub> | -0.5 to +V <sub>CC</sub> | -0.5 to +V <sub>CC</sub> | ٧  |
| TA               | Operating free-air temperature range           |                          | 0 to 70                  |                          | °C |

## RECOMMENDED OPERATING CONDITIONS

|                 |                                | 74   |     |      | 74LS |         |      | 74S  |     |       |      |
|-----------------|--------------------------------|------|-----|------|------|---------|------|------|-----|-------|------|
|                 | PARAMETER                      | Min  | Nom | Max  | Min  | Min Nom | Max  | Min  | Nom | Max   | UNIT |
| V <sub>CC</sub> | Supply voltage                 | 4.75 | 5.0 | 5.25 | 4.75 | 5.0     | 5.25 | 4.75 | 5.0 | 5.25  | ٧    |
| V <sub>iH</sub> | HIGH-level input voltage       | 2.0  |     |      | 2.0  |         |      | 2.0  |     |       | ٧    |
| VIL             | LOW-level input voltage        |      |     | +0.8 |      |         | +0.8 |      |     | +0.8  | ٧    |
| l <sub>IK</sub> | Input clamp current            |      |     | -12  |      |         | -18  |      |     | -18   | mA   |
| Юн              | HIGH-level output current      |      |     | -800 |      |         | -400 |      |     | -1000 | μΑ   |
| l <sub>OL</sub> | LOW-level output current       |      |     | 16   |      |         | 8    |      |     | 20    | mA   |
| TA              | Operating free-air temperature | 0    |     | 70   | 0    |         | 70   | 0    |     | 70    | °C   |

## SUM MODE TEST TABLE !

**FUNCTION INPUTS:**  $S_0 = S_3 = 4.5V$ ,  $S_1 = S_2 = M = 0V$ 

|                                      |  | OTHER INPU     | IT, SAME BIT   | OTHER DA                       | TA INPUTS                            | OUTPUT UNDER                   |  |
|--------------------------------------|--|----------------|----------------|--------------------------------|--------------------------------------|--------------------------------|--|
| PARAMETER                            | INPUT UNDER TEST                                   | Apply 4.5V     | Apply GND      | Apply 4.5V                     | Apply GND                            | TEST                           |  |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Āi   | B <sub>i</sub> | None           | Remaining<br>Ā and B           | C <sub>n</sub>                       | Fi                             |  |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | B <sub>i</sub>                                     | Ā <sub>i</sub> | None           | Remaining<br>Ā and B           | C <sub>n</sub>                       | F <sub>i</sub>                 |  |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Āi   | Bi             | None           | None                           | Remaining A and B, C <sub>n</sub>    | P                              |  |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | B̄ <sub>i</sub>                                    | Āi             | None           | None                           | Remaining<br>Ā and B, C <sub>n</sub> | P                              |  |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Āi   | None           | B <sub>i</sub> | Remaining<br>B                 | Remaining<br>Ā, C <sub>n</sub>       | G                              |  |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Bi   | None           | Āi             | Remaining<br>B                 | Remaining A,                         | G                              |  |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | $\overline{A}_{i}$ None $\overline{B}_{i}$ Remaini |                | Remaining<br>B | Remaining<br>Ā, C <sub>n</sub> | C <sub>n + 4</sub>                   |                                |  |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Bi   |                |                | Remaining<br>Ā, C <sub>n</sub> | C <sub>n+4</sub>                     |                                |  |
| t <sub>PLH</sub>                     | C <sub>n</sub>                                     | None           | None           | All<br>Ā                       | All<br>B                             | Any F<br>or C <sub>n + 4</sub> |  |

74181, LS181, S181

## DIFF MODE TEST TABLE II

**FUNCTION INPUTS:**  $S_0 = S_3 = 4.5V$ ,  $S_1 = S_2 = M = 0V$ 

| 242445752                            |                                      | OTHER INPL      | IT, SAME BIT   | OTHER DA                             | TA INPUTS                            | OUTPUT UNDER     |
|--------------------------------------|--------------------------------------|-----------------|----------------|--------------------------------------|--------------------------------------|------------------|
| PARAMETER                            | INPUT UNDER TEST                     | Apply 4.5V      | Apply GND      | Apply 4.5V                           | Apply GND                            | TEST             |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Āi                                   | None            | B <sub>i</sub> | Remaining<br>Ā                       | Remaining<br>B, C <sub>n</sub>       | F <sub>i</sub>   |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Bi                                   | Ā               | None           | Remaining<br>Ā                       | Remaining<br>B, C <sub>n</sub>       | F <sub>i</sub>   |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Ā                                    | None            | B <sub>i</sub> | None                                 | Remaining<br>Ā and B, C <sub>n</sub> | P                |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Bi                                   |                 |                | Remaining A and B, C <sub>n</sub>    | P                                    |                  |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Ā                                    | Bi              | None           | None                                 | Remaining<br>Ā and B, C <sub>n</sub> | G                |
| t <sub>PLH</sub>                     | B <sub>i</sub>                       | None            | Āi             | None                                 | Remaining<br>Ā and B, C <sub>n</sub> | G                |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Āi                                   | None            | B <sub>i</sub> | Remaining<br>Ā                       | Remaining<br>B, C <sub>n</sub>       | A = B            |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | B <sub>i</sub>                       | Āi              | None           | Remaining<br>Ā                       | Remaining<br>B, C <sub>n</sub>       | A = B            |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Āi                                   | D. None A. None |                | Remaining<br>Ā and B, C <sub>n</sub> | C <sub>n+4</sub>                     |                  |
| tpLH<br>tpHL                         | B <sub>i</sub>                       |                 |                | None                                 | Remaining<br>Ā and B, C <sub>n</sub> | C <sub>n+4</sub> |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | C <sub>n</sub> None None All A and B |                 |                | None                                 | Any F<br>or C <sub>n+4</sub>         |                  |

## LOGIC MODE TEST TABLE III

|                                      | INPUT UNDER     | OTHER INPU     | T, SAME BIT | OTHER DA   | TA INPUTS                            | OUTPUT         | FUNCTION                                   |
|--------------------------------------|-----------------|----------------|-------------|------------|--------------------------------------|----------------|--|
| PARAMETER                            | TEST            | Apply 4.5V     | Apply GND   | Apply 4.5V | Apply GND                            | UNDER<br>TEST  | INPUTS                                     |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Āi              | B <sub>i</sub> | None        | None       | Remaining<br>Ā and B, C <sub>n</sub> | F <sub>i</sub> | $S_1 = S_2 = M = 4.5V$<br>$S_0 = S_3 = 0V$ |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Β̄ <sub>i</sub> | Āi             | None        | None       | Remaining<br>Ā and B, C <sub>n</sub> | Fi             | $S_1 = S_2 = M = 4.5V$<br>$S_0 = S_3 = 0V$ |

74181, LS181, S181

#### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

|                 | D.4.0.4.4.ETED                            |   | TEST CONDITIONS1                     |                  |     | 74181            |      | l        | 74LS18           | 1    | 74S181 |                  |      |      |
|-----------------|---|---|--------------------------------------|------------------|-----|------------------|------|----------|------------------|------|--------|------------------|------|------|
|                 | PARAMETER                                 | TEST  | CONDITI                              | ONS'             | Min | Typ <sup>2</sup> | Max  | Min      | Typ <sup>2</sup> | Max  | Min    | Typ <sup>2</sup> | Max  | UNIT |
| V <sub>OH</sub> | HIGH-level output voltage                 | $\begin{aligned} & V_{CC} = \text{MIN,} \\ & V_{\text{IH}} = \text{MIN,} \\ & V_{\text{IL}} = \text{MAX,} \\ & I_{OH} = \text{MAX} \end{aligned}$ | Any outpu<br>A = B                   | t except         | 2.4 | 3.4              |      | 2.7      | 3.4              |      | 2.7    | 3.4              |      | V    |
|                 |   |   | I <sub>OL</sub> = MAX<br>All outputs |                  |     | 0.2              | 0.4  |          | 0.35             | 0.5  |        |                  | 0.5  | ٧    |
|                 | LOW-level                                 | V <sub>CC</sub> = MIN,  | I <sub>OL</sub> = 4mA                |                  |     |                  |      |          | 0.25             | 0.4  |        |                  |      | V    |
| V <sub>OL</sub> | output voltage                            | V <sub>CC</sub> = MIN,<br>V <sub>IH</sub> = MIN,<br>V <sub>IL</sub> = MAX   | I <sub>OL</sub> = 16m.<br>G output   | A                |     |                  |      |          | 0.47             | 0.7  |        |                  |      | ٧    |
|                 |   |   | I <sub>OL</sub> = 8mA<br>P output    |                  |     |                  |      |          | 0.35             | 0.5  |        |                  |      | ٧    |
| VIK             | Input clamp<br>voltage                    | V <sub>CC</sub> = MIN,  | I <sub>I</sub> = I <sub>IK</sub>     |                  |     |                  | -1.5 |          |                  | -1.5 |        |                  | -1.2 | ٧    |
|                 |   |   | Mode inpu                            | ut               |     |                  | 1.0  |          |                  | 0.1  | _      |                  | 1.0  | mA   |
| l <sub>l</sub>  | Input current at<br>maximum input         |   | Ā or B in                            | puts             |     |                  | 1.0  |          |                  | 0.3  |        |                  | 1.0  | mA   |
| "               | voltage                                   | VCC - MINA  | S inputs                             |                  |     |                  | 1.0  |          |                  | 0.4  |        |                  | 1.0  | mA   |
|                 |   | -   | Carry input                          |                  |     |                  | 1.0  |          |                  | 0.5  |        |                  | 1.0  | mA   |
|                 | HIGH-level input                          |   |                                      | Mode input       |     |                  | 40   |          |                  |      |        |                  |      | μΑ   |
| կե              |   |   | V <sub>1</sub> = 2.4V                | Ā or B<br>inputs |     |                  | 120  |          |                  |      |        |                  |      | μΑ   |
|                 |   |   |                                      | S inputs         |     |                  | 160  |          |                  |      |        |                  |      | μΑ   |
|                 |   | V <sub>CC</sub> = MAX   |                                      | Carry input      |     |                  | 200  |          |                  |      |        |                  |      | μΑ   |
| *1171           | current                                   |   | V <sub>I</sub> = 2.7V                | Mode input       |     |                  |      | <u> </u> |                  | 20   |        |                  | 50   | μΑ   |
|                 |   |   |                                      | Ā or B<br>inputs |     |                  |      |          |                  | 60   |        |                  | 150  | μΑ   |
|                 |   |   |                                      | S inputs         |     |                  |      |          |                  | 80   |        |                  | 200  | μΑ   |
|                 |   |   |                                      | Carry input      |     |                  |      |          |                  | 100  |        |                  | 250  | μΑ   |
|                 |   |   |                                      | Mode input       |     |                  | -1.6 |          |                  | -0.4 |        | L                |      | mA   |
|                 |   |   | V <sub>I</sub> = 0.4V                | Ā or B<br>inputs |     |                  | -4.8 |          |                  | -1.2 |        |                  |      | mA   |
|                 |   |   |                                      | S inputs         |     |                  | -6.4 |          |                  | 1.6  |        |                  |      | mA   |
| կլ              | LOW-level input                           | V <sub>CC</sub> = MAX   |                                      | Carry input      |     |                  | -8   |          |                  | -2   |        |                  |      | mA   |
|                 | current                                   |   |                                      | Mode input       |     |                  |      |          |                  |      |        |                  | -2   | mA   |
|                 |   |   | V <sub>i</sub> = 0.5V                | Ā or B<br>inputs |     |                  |      |          |                  |      |        |                  | -6   | mA   |
|                 |   | 1   |                                      | S inputs         |     |                  |      |          |                  |      |        |                  | -8   | mΑ   |
|                 |   | <u> </u>  |                                      | Carry input      |     |                  |      | L        |                  |      |        |                  | -10  | mA   |
| Юн              | HIGH-level output<br>current              | A = B only  |                                      |                  |     |                  | 250  |          |                  | 100  |        |                  | 250  | μΑ   |
| los             | Short-circuit output current <sup>3</sup> | V <sub>CC</sub> = MAX Any output except<br>A = B  |                                      |                  | -18 |                  | -57  | -15      |                  | -100 | -40    |                  | -100 | mA   |
| l <sub>CC</sub> | Supply current <sup>4</sup>               | V <sub>CC</sub> = MAX   |                                      | Note 4a          |     | 88               | 140  |          | 20               | 34   |        | 120              | 220  | mA   |
|                 | (total)                                   |   |                                      | Note 4b          |     | 94               | 150  |          | 21               | 37   |        | 120              | 220  | mA   |

## NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$ °C.
- 3. los is tested with V<sub>OUT</sub> = +0.5V and V<sub>CC</sub> = V<sub>CC</sub> MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

<sup>4.</sup> I<sub>CC</sub> is measured with the following conditions: a. S<sub>0</sub> through S<sub>3</sub>, M, and A inputs are at 4.5V, other inputs grounded, all outputs open. b. S<sub>0</sub> through S<sub>3</sub> and M inputs are at 4.5V, other inputs grounded, all outputs open.


74181, LS181, S181

## AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

|                                      |   |   | 7   | '4           | 74  | LS          | 7   | 45           |      |
|--------------------------------------|---|---|-----|--------------|-----|-------------|-----|--------------|------|
|                                      | PARAMETER   | TEST CONDITIONS   |     | 15pF<br>400Ω |     | 15pF<br>2kΩ |     | 15pF<br>280Ω | UNIT |
|                                      |   |   | Min | Max          | Min | Max         | Min | Max          |      |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay C <sub>n</sub> to C <sub>n+4</sub>                                      | M = 0V, Sum or Diff Mode<br>see Waveform 2 and Tables I & II                                  |     | 18<br>19     |     | 27<br>20    |     | 10.5<br>10.5 | ns   |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay C <sub>n</sub> to F outputs   | M = 0V, Sum or Diff Mode<br>see Waveform 2 and Tables I & II                                  |     | 19<br>18     |     | 26<br>20    |     | 12<br>12     | ns   |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay Ā or B inputs to G output   | $M = S_1 = S_2 = 0V$ , $S_0 = S_3 = 4.5V$<br>Sum Mode, see Waveform 2 and<br>Table I          |     | 19<br>19     |     | 29<br>23    |     | 12<br>12     | ns   |
| t <sub>PLH</sub>                     | Propagation delay  Ā or B inputs to G output  | $M = S_0 = S_3 = 0V$ , $S_1 = S_2 = 4.5V$<br>Diff Mode, see Waveform 3 and<br>Table II        |     | 25<br>25     | !   | 32<br>32    |     | 15<br>15     | ns   |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay Ā or B inputs to P output   | $M = S_1 = S_2 = 0V$ , $S_0 = S_3 = 4.5V$<br>Sum Mode, see Waveform 2 and<br>Table I          |     | 19<br>25     |     | 30<br>30    |     | 12<br>12     | ns   |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay A or B inputs to P output   | $M = S_0 = S_3 = 0V$ , $S_1 = S_2 = 4.5V$<br>Diff Mode, see Waveform 3 and<br>Table II        |     | 25<br>25     |     | 30<br>33    |     | 15<br>15     | ns   |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay<br>Ā <sub>i</sub> or Ē <sub>i</sub> inputs to F̄ <sub>i</sub> outputs   | $M = S_1 = S_2 = 0V$ , $S_0 = S_3 = 4.5V$<br>Sum Mode, see Waveform 2 and<br>Table I          |     | 42<br>32     |     | 32<br>20    |     | 16.5<br>16.5 | ns   |
| t <sub>PLH</sub>                     | Propagation delay $\overline{A}_i$ or $\overline{B}_i$ inputs to $\overline{F}_i$ outputs | $M = S_0 = S_3 = 0V$ , $S_1 = S_2 = 4.5V$<br>Diff Mode, see Waveform 3 and<br>Table II        |     | 48<br>34     |     | 32<br>32    |     | 20<br>22     | ns   |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay  Ā <sub>i</sub> or B̄ <sub>i</sub> inputs to F̄ <sub>i</sub> outputs    | M = 4.5V, Logic Mode<br>see Waveform 2 and Table III  |     | 48<br>34     |     | 33<br>38    |     | 20<br>22     | ns   |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay  A or B inputs to Cn+4 output   | $M = 0V$ , $S_0 = S_3 = 4.5V$ , $S_1 = S_2 = 0V$<br>Sum Mode, see Waveform 1 and<br>Table I   |     | 43<br>41     |     | 38<br>38    |     | 18.5<br>18.5 | ns   |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay  A or B inputs to C <sub>n+4</sub> outputs                              | $M = 0V$ , $S_0 = S_3 = 0V$ , $S_1 = S_2 = 4.5V$<br>Diff Mode, see Waveform 4 and<br>Table II |     | 50<br>50     |     | 41<br>41    |     | 23<br>23     | ns   |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay  Ā or B inputs to A = B output  | $M = S_0 = S_3 = 0V$ , $S_1 = S_2 = 4.5V$<br>Diff Mode, see Waveform 3 and<br>Table II        |     | 50<br>48     |     | 50<br>62    |     | 23<br>30     | ns   |

# 74181, LS181, S181

#### **AC WAVEFORMS**



#### TEST CIRCUITS AND WAVEFORMS

