1. Description


1.1. Project

Project Name	Nucleo_DAQ_Shield
Board Name	No information
Generated with:	STM32CubeMX 4.21.0
Date	07/07/2017

1.2. MCU

MCU Series	STM32F7
MCU Line	STM32F7x6
MCU name	STM32F746ZGTx
MCU Package	LQFP144
MCU Pin number	144

2. Pinout Configuration




3. Pins Configuration

Pin Number LQFP144	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
4	PE5	I/O	TIM9_CH1	Motor Reverse
5	PE6	I/O	TIM9_CH2	Motor Forward
6	VBAT	Power		
16	VSS	Power		
17	VDD	Power		
25	NRST	Reset		
27	PC1	I/O	ETH_MDC	
30	VDD	Power		
31	VSSA	Power		
32	VREF+	Power		
33	VDDA	Power		
35	PA1	I/O	ETH_REF_CLK	
36	PA2	I/O	ETH_MDIO	
37	PA3	I/O	ADC1_IN3, ADC2_IN3, ADC3_IN3	Envelope Signal
38	VSS	Power		
39	VDD	Power		
40	PA4	I/O	DAC_OUT1	Gain Function
42	PA6	I/O	TIM3_CH1	Encoder Index
43	PA7	I/O	ETH_CRS_DV	
44	PC4	I/O	ETH_RXD0	
45	PC5	I/O	ETH_RXD1	
51	VSS	Power		
52	VDD	Power		
61	VSS	Power		
62	VDD	Power		
70	PB11	I/O	ETH_TX_EN	
71	VCAP_1	Power		
72	VDD	Power		
73	PB12	I/O	ETH_TXD0	
74	PB13	I/O	ETH_TXD1	
76	PB15	I/O	TIM12_CH2	Tx Pulse
83	VSS	Power		
84	VDD	Power		
94	VSS	Power		
95	VDDUSB	Power		

Pin Number LQFP144	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
106	VCAP_2	Power		
107	VSS	Power		
108	VDD	Power		
116	PD2	I/O	TIM3_ETR	Encoder A
120	VSS	Power		
121	VDD	Power		
130	VSS	Power		
131	VDD	Power		
138	воото	Boot		
143	PDR_ON	Reset		
144	VDD	Power		

4. Clock Tree Configuration



Page 5

5. IPs and Middleware Configuration

5.1. ADC1

mode: IN3

5.1.1. Parameter Settings:

ADCs_Common_Settings:

Mode Independent mode

ADC_Settings:

Clock Prescaler PCLK2 divided by 2

Resolution 12 bits (15 ADC Clock cycles)

Data AlignmentRight alignmentScan Conversion ModeDisabledContinuous Conversion ModeDisabledDiscontinuous Conversion ModeDisabledDMA Continuous RequestsDisabled

End Of Conversion Selection EOC flag at the end of single channel conversion

ADC_Regular_ConversionMode:

Number Of Conversion 1

External Trigger Conversion Source Regular Conversion launched by software

External Trigger Conversion Edge None
Rank 1

Channel Channel 3
Sampling Time 3 Cycles

ADC_Injected_ConversionMode:

Number Of Conversions 0

WatchDog:

Enable Analog WatchDog Mode false

5.2. ADC2

mode: IN3

5.2.1. Parameter Settings:

ADCs_Common_Settings:

Mode Independent mode

ADC_Settings:

Clock Prescaler PCLK2 divided by 2

Resolution 12 bits (15 ADC Clock cycles)

Data Alignment

Scan Conversion Mode

Continuous Conversion Mode

Disabled

Discontinuous Conversion Mode

Disabled

DMA Continuous Requests

Disabled

End Of Conversion Selection EOC flag at the end of single channel conversion

ADC_Regular_ConversionMode:

Number Of Conversion 1

External Trigger Conversion Source Regular Conversion launched by software

External Trigger Conversion Edge None
Rank 1

Channel Channel 3
Sampling Time 3 Cycles

ADC_Injected_ConversionMode:

Number Of Conversions 0

WatchDog:

Enable Analog WatchDog Mode false

5.3. ADC3

mode: IN3

5.3.1. Parameter Settings:

ADCs_Common_Settings:

Mode Independent mode

ADC_Settings:

Clock Prescaler PCLK2 divided by 2

Resolution 12 bits (15 ADC Clock cycles)

Data Alignment Right alignment

Scan Conversion Mode Disabled
Continuous Conversion Mode Disabled
Discontinuous Conversion Mode Disabled
DMA Continuous Requests Disabled

End Of Conversion Selection EOC flag at the end of single channel conversion

ADC_Regular_ConversionMode:

Number Of Conversion 1

External Trigger Conversion Source Regular Conversion launched by software

External Trigger Conversion Edge None Rank 1

Channel Channel 3
Sampling Time 3 Cycles

ADC_Injected_ConversionMode:

Number Of Conversions 0

WatchDog:

Enable Analog WatchDog Mode false

5.4. DAC

mode: OUT1 Configuration

5.4.1. Parameter Settings:

DAC Out1 Settings:

Output Buffer Enable
Trigger None

5.5. ETH

Mode: RMII

5.5.1. Parameter Settings:

Advanced : Ethernet Media Configuration:

Auto Negotiation Enabled

General: Ethernet Configuration:

Ethernet MAC Address 00:80:E1:00:00:00

PHY Address 1

Ethernet Basic Configuration:

Rx Mode Polling Mode
TX IP Header Checksum Computation By hardware

5.5.2. Advanced Parameters:

External PHY Configuration:

LAN8742A_PHY_ADDRESS

PHY Address Value

PHY Reset delay these values are based on a 1 ms

Systick interrupt

0x00000FF *

PHY Configuration delay 0x00000FFF * PHY Read TimeOut 0x0000FFFF * PHY Write TimeOut 0x0000FFFF *

Common: External PHY Configuration:

Transceiver Basic Control Register 0x00 * Transceiver Basic Status Register 0x01 * **PHY Reset** 0x8000 * Select loop-back mode 0x4000 * Set the full-duplex mode at 100 Mb/s 0x2100 * Set the half-duplex mode at 100 Mb/s 0x2000 * Set the full-duplex mode at 10 Mb/s 0x0100 * Set the half-duplex mode at 10 Mb/s 0x0000 * Enable auto-negotiation function 0x1000 * Restart auto-negotiation function 0x0200 * Select the power down mode 0x0800 * Isolate PHY from MII 0x0400 * Auto-Negotiation process completed 0x0020 * Valid link established 0x0004 * Jabber condition detected 0x0002 *

Extended: External PHY Configuration:

PHY special control/status register Offset 0x10 * PHY Speed mask 0x0002 * PHY Duplex mask 0x0004 * PHY Interrupt Source Flag register Offset 0x000B * PHY Link down inturrupt 0x000B *

5.6. SYS

Timebase Source: SysTick

5.7. TIM3

Trigger Source: TI1_ED Clock Source : ETR2

5.7.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 0

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value) 0

Internal Clock Division (CKD)

No Division

auto-reload preload

Disable

Slave Mode Controller Slave mode disable

Trigger Output (TRGO) Parameters:

Master/Slave Mode Disable (no sync between this TIM (Master) and its Slaves

Trigger Event Selection TRGO Reset (UG bit from TIMx_EGR)

Clock:

Clock Filter (4 bits value) 0

Clock Polarity non inverted

Clock Prescaler Prescaler not used

Trigger:

Trigger Filter (4 bits value) 0

5.8. TIM9

mode: Clock Source

Channel1: PWM Generation CH1 Channel2: PWM Generation CH2

5.8.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 0

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value) 0

Internal Clock Division (CKD)

auto-reload preload

Disable

Clear Input:

Clear Input Source Disable

PWM Generation Channel 1:

Mode PWM mode 1

Pulse (16 bits value) 0

Fast Mode Disable CH Polarity High

PWM Generation Channel 2:

Mode PWM mode 1

Pulse (16 bits value) 0
Fast Mode Disable
CH Polarity High

5.9. TIM12

Channel2: PWM Generation CH2

5.9.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 0

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value) 0

Internal Clock Division (CKD)

No Division

auto-reload preload

Disable

Clear Input:

Clear Input Source Disable

PWM Generation Channel 2:

Mode PWM mode 1

Pulse (16 bits value) 0
Fast Mode Disable
CH Polarity High

* User modified value

6. System Configuration

6.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
ADC1	PA3	ADC1_IN3	Analog mode	No pull-up and no pull-down	n/a	Envelope Signal
ADC2	PA3	ADC2_IN3	Analog mode	No pull-up and no pull-down	n/a	Envelope Signal
ADC3	PA3	ADC3_IN3	Analog mode	No pull-up and no pull-down	n/a	Envelope Signal
DAC	PA4	DAC_OUT1	Analog mode	No pull-up and no pull-down	n/a	Gain Function
ETH	PC1	ETH_MDC	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PA1	ETH_REF_CLK	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PA2	ETH_MDIO	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PA7	ETH_CRS_DV	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PC4	ETH_RXD0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PC5	ETH_RXD1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PB11	ETH_TX_EN	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PB12	ETH_TXD0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PB13	ETH_TXD1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
TIM3	PA6	TIM3_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	Encoder Index
	PD2	TIM3_ETR	Alternate Function Push Pull	No pull-up and no pull-down	Low	Encoder A
TIM9	PE5	TIM9_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	Motor Reverse
	PE6	TIM9_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	Motor Forward
TIM12	PB15	TIM12_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	Tx Pulse

6.2. DMA configuration

nothing configured in DMA service	

6.3. NVIC configuration

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	0	0
System tick timer	true	0	0
PVD interrupt through EXTI line 16		unused	
Flash global interrupt	unused		
RCC global interrupt	unused		
ADC1, ADC2 and ADC3 global interrupts	unused		
TIM1 break interrupt and TIM9 global interrupt	unused		
TIM3 global interrupt		unused	
TIM8 break interrupt and TIM12 global interrupt		unused	
TIM6 global interrupt, DAC1 and DAC2	unused		
underrun error interrupts			
Ethernet global interrupt	unused .		
Ethernet wake-up interrupt through EXTI line 19			
FPU global interrupt		unused	

^{*} User modified value

7. Power Consumption Calculator report

7.1. Microcontroller Selection

Series	STM32F7
Line	STM32F7x6
MCU	STM32F746ZGTx
Datasheet	027590_Rev4

7.2. Parameter Selection

Temperature	25
Vdd	3.3