




Deliverables

1. The synthesized RTL design schematic visualized in Design Vision of DC




2. Different reports generated during the synthesis process of the mvm_uart_system

a) Ports




```
report > E mvm_uart_system_port.rpt
1
2 *****
3 Report : port
4 Design : mvm_uart_system
5 Version : W-2024.09-SP2
6 Date   : Mon Mar 31 04:57:06 2025
7 *****
8
9
10
11 Port      Dir      Pin Load  Wire Load  Max Trans  Max Cap  Connection Class  Attrs
12 -----
13 clk       in       0.0000    0.0000    --         --       --
14 rstn      in       0.0000    0.0000    --         --       --
15 rx        in       0.0000    0.0000    --         --       --
16 tx        out      0.0000    0.0000    --         --       --
17
18 1
19
```



b) Area





```
report > E mvm_uart_system_area.rpt
1
2 *****
3 Report : area
4 Design : mvm_uart_system
5 Version : W-2024.09-SP2
6 Date   : Mon Mar 31 04:57:06 2025
7 *****
8
9 Library(s) Used:
10
11 saed32hvt_ss0p7v125c (File: /evprj156/projects/tsmc_32nm/SAED32_EDK/11b/stdcel
12
13 Number of ports:          4
14 Number of nets:          1067
15 Number of cells:          955
16 Number of combinational cells: 645
17 Number of sequential cells: 309
18 Number of macros/black boxes: 0
19 Number of buf/inv:        105
20 Number of references:      49
21
22 Combinational area:      1782.311877
23 Buf/Inv area:            348.685574
24
```





c) Power






d) Timing e. No. of Cells
--Cells






****Many Lines of Cells are here.**

--Timing





****Many lines for the timing report are there as well.**

3. synthesis step for several combinations of R, C, W_X, W_K parameter values in the top module

Parameter Values in the Top Module				Area	Power
R	C	W_X	W_K		
2	2	2	2	4920.359656	235.1666 uW
4	4	4	4	14942.525177	627.7156 uW
8	8	8	8	107730.521183	2.8218e+03 uW
1	3	5	7	6271.952093	268.8116 uW
2	4	6	8	13088.737178	475.7461 uW

4. The completed PnR layout visualized inside ICC2

