

Deliverables

1. The synthesized RTL design schematic visualized in Design Vision of DC





2. Different reports generated during the synthesis process of the mvm_uart_system

a) Ports





b) Area







c) Power












d) Timing e. No. of Cells--Cells







**Many Lines of Cells are here.

--Timing







- **Many lines for the timing report are there as well.
 - **3.** synthesis step for several combinations of R, C, W_X, W_K parameter values in the top module

| Parameter Values in the Top Module | | | | Area | Power |
|------------------------------------|---|-----|-----|---------------|---------------|
| R | С | W_X | W_K | | |
| 2 | 2 | 2 | 2 | 4920.359656 | 235.1666 uW |
| 4 | 4 | 4 | 4 | 14942.525177 | 627.7156 uW |
| 8 | 8 | 8 | 8 | 107730.521183 | 2.8218e+03 uW |
| 1 | 3 | 5 | 7 | 6271.952093 | 268.8116 uW |
| 2 | 4 | 6 | 8 | 13088.737178 | 475.7461 uW |

4. The completed PnR layout visualized inside ICC2

