

**Analog Course Project**  
**EE301 Analog Circuits**

**Submitted to : Prof. Mahendra Sakare**

**By**

**Yash Agarwal - 2021EEB1225**



**INDIAN INSTITUTE OF TECHNOLOGY, ROPAR**

**Department of Electrical Engineering**

# **Report: Design of Cascode Amplifier using LTspice schematics and Magic tool layout**

## **Objectives:**

Design of cascode amplifier and cascode current mirror in schematic and layout using

LTspice or Cadence and Magic/Cadence tools in 180 nm (supply 1.8 V) technology and only schematic of cascode amplifier, beta multiplier and cascode current mirror in 22 nm (supply 0.8 V) technology node to see the effect of lowering the technology node.

The target specifications for designing the cascode amplifier are as follows:

- $V_{DD} = 1.8 \text{ V}$
- $A_V = 20 \text{ V/V}$
- Power dissipation (PD)  $< 5 \text{ mW}$
- Load Capacitance (CL)  $= 1 \text{ pF}$
- Unity Gain Bandwidth(UGB)  $> 500 \text{ KHz}$ .

## **Tools used:**

LTSpice software and Magic EDA layout tool

## **Given:**

The block diagram for the single-stage cascode amplifier with required biasing network is shown Fig 1. The cascode amplifier requires a biasing circuit which

includes the beta multiplier and cascode current mirror circuits. The beta multiplier circuit provides the input to the cascode current mirror and cascode amplifier. One capacitor as a load is added at the output of the cascode amplifier. The characteristics due to the cascoding of amplifiers are: the impedances at input and output are high.






Figure 1: Block diagram of cascode amplifier with other blocks


## Circuit Diagram:



*Fig 2. Beta Multiplier for 180nm technology*



*Fig 3. Current mirror biasing cascode amplifier for 180nm technology*



*Fig 4. Cascode amplifier for 180nm technology*

*\*\*(Only Vdd and aspect ratio will change in case of 22nm schematics)*

## Calculation:

### Calculations :-

(I) For 180nm technology:-

→ Taking frequency  $f_0 = 3\text{MHz}$  and  $I_d = 10\mu\text{A}$

Required gain =  $20\text{V/V}$

$$f_0 = \frac{1}{2\pi R_{out} C}$$

Putting above values, we get  $R_{out} = 53051.65 \Omega$

$$A_v = g_m \times R_{out} \Rightarrow g_m = \frac{A_v}{R_{out}} = \frac{20}{53051.65} = 3.14 \times 10^{-4} \text{ S}$$

$$\rightarrow g_m = \sqrt{2 \times I_D \times \mu_n \times C_{ox} \times \frac{W}{L}} = \sqrt{2 \times 10\mu\text{A} \times 270\mu\text{A} \times \frac{W}{L}}$$

$$\Rightarrow \left(\frac{W}{L}\right)_{\text{NMOS}} = 18.277$$

→ For 1st PMOS of Cascode Amplifier

$$V_g = V_{\text{bias1}} = 1.08\text{V}$$

This we are getting by cascode CM

$$V_s = 1.8\text{V}, V_{thp} = 0.3906$$

$$I_d = 0.5 \times \mu_p \times C_{ox} \times \frac{W}{L} \times (V_{gs} - V_{thp})^2$$

$$\left(\frac{W}{L}\right)_{\text{PMOS}} = 4.096$$

For NMOS in sat.

$$V_{ds} \geq V_{gs} - V_{thn}$$

$$\text{assume } V_{dsat} = 200\text{mV}$$

$$\text{For M25} \rightarrow 200\text{mV} \geq V_s - 0.5 \Rightarrow V_s \leq 0.7\text{V}$$

$$\text{For M26} \rightarrow 200\text{mV} \geq \frac{V_{bias3} - 0.2}{-0.5} \Rightarrow V_{bias3} \leq 0.7\text{V}$$

For PMOS in sat

$$V_{ds} \leq V_{gs} - V_{thp}$$

$$\text{For M27} \rightarrow -200\text{mV} \leq V_{bias2} - 1.6 + 0.3906$$

$$V_{bias2} \geq 1.0094\text{V}$$

$$\text{For M28} \rightarrow -200\text{mV} \leq V_{bias1} - 1.8\text{V} + 0.3906$$

$$V_{bias1} \geq 1.2094\text{V}$$

(II) For 22nm Technology:-

Assuming  $I_d = 8 \mu A$ ,  $f_0 = 1 \text{ MHz}$

Reqd gain =  $20 \text{ V/V}$

$$f_u = \frac{1}{2\pi R_{out} C} \Rightarrow R_{out} = 159154.9 \Omega$$

$$A_v = g_m \times R_{out} \Rightarrow g_m = 12 \times 10^{-5}$$

$$g_m = \sqrt{2 \times I_d \times \mu_n \times C_{ox} \times \frac{W}{L}}$$

$$\Rightarrow \left(\frac{W}{L}\right)_{NMOS} = 7.5$$

For First PMOS in cascode Amplifier

$$V_S = 0.8 \text{ V} \quad V_{thp} = 0.44$$

$$V_g = V_{bias1} = 0.2481 \text{ V}$$

$$I_d = 0.5 \times \mu_p \times C_{ox} \times \frac{W}{L} \times (V_{gs} - V_{thp})^2$$

$$\Rightarrow \left(\frac{W}{L}\right)_{PMOS} = 11.59554$$

→ Assuming  $V_{dsat} = 200 \text{ mV}$

$$\text{For M28} \rightarrow 200 \text{ mV} > V_S - 0.5 \Rightarrow V_S \leq 0.7 \text{ V}$$



$$\text{For M27} \rightarrow 200 \text{ mV} > V_{bias3} - 0.2 - 0.5 \Rightarrow V_{bias3} \leq 0.7 \text{ V}$$

$$\text{For M25} \rightarrow -200 \text{ mV} \leq V_{bias2} - 0.6 + 0.46$$
$$V_{bias2} > -0.06$$

$$\text{For M26} \rightarrow -200 \text{ mV} \leq V_{bias1} - 0.8 + 0.3906$$
$$V_{bias1} > 0.14 \text{ V}$$


## Observations:

### For 180nm technology:



*Fig 6.  $V_{out}$  and  $V_{in}$  plot for 180nm technology*







*Fig 7. Bode plot for 180nm technology*


- $V_{in}=0.655V$  (DC Bias),  $V_{ac}=1\text{ mV}$ ,  $f=505\text{kHz}$
- Output Voltage Swing: (286m to 324m)  $V = 38\text{mV}$
- Amplitude of Swing= 38mV
- Gain= 19V/V
- Gain = 26.16dB for  $F<500\text{kHz}$
- $P_d = 0.2268\text{uW} < 5\text{mW}$

## For 22nm technology:






*Fig 8. Vout and Vin plot for 22nm technology*




*Fig 9. Bode plot for 22nm technology*

- $V_{in}=0.50V$  (DC Bias),  $V_{ac}=1\text{ mV}$ ,  $f=100\text{kHz}$
- Output Voltage Swing: (127m to 175m)  $V = 24\text{mV}$
- Amplitude of Swing=  $24\text{mV}$
- Gain=  $24V/V$
- Gain =  $27.46\text{dB}$  for  $F<500\text{kHz}$
- $P_d = 0.0006\text{uW} < 5\text{mW}$

## MAGIC layout:



*Fig 10. Current mirror layout for 180nm technology*



*Fig 11. Cascode amplifier layout for 180nm technology*

## **Conclusion:**

Simulations and practical calculations were performed for the Beta Multiplier, Cascode Current Mirror, and Cascode Amplifier using LTspice and Magic software. The results from these analyses exhibited strong concordance. The observation tables demonstrate that the estimated, computed, and LTspice values for different parameters fall within similar ranges, affirming that the simulations and practical calculations are in good agreement with each other.