Analog Course Project EE301 Analog Circuits

Submitted to: Prof. Mahendra Sakare

By **Yash Agarwal - 2021EEB1225**



INDIAN INSTITUTE OF TECHNOLOGY, ROPAR Department of Electrical Engineering

Report: Design of Cascode Amplifier using LTspice schematics and Magic tool layout

Objectives:

Design of cascode amplifier and cascode current mirror in schematic and layout using

LTspice or Cadence and Magic/Cadence tools in 180 nm (supply 1.8 V) technology and only schematic of cascode amplifier, beta multiplier and cascode current mirror in 22 nm (supply 0.8 V) technology node to see the effect of lowering the technology node.

The target specifications for designing the cascode amplifier are as follows:

- VDD = 1.8 V
- AV = 20 V/V
- Power dissipation (PD) < 5 mW
- Load Capacitance (CL) = 1 pF
- Unity Gain Bandwidth(UGB) > 500 KHz.

Tools used:

LTSpice software and Magic EDA layout tool

Given:

The block diagram for the single-stage cascode amplifier with required biasing network is shown Fig 1. The cascode amplifier requires a biasing circuit which

includes the beta multiplier and cascode current mirror circuits. The beta multiplier circuit provides the input to the cascode current mirror and cascode amplifier. One capacitor as a load is added at the output of the cascode amplifier. The characteristics due to the cascoding of amplifiers are: the impedances at input and output are high.




Figure 1: Block diagram of cascode amplifier with other blocks

Circuit Diagram:




Fig 2. Beta Multiplier for 180nm technology




Fig 3. Current mirror biasing cascode amplifier for 180nm technology




Fig 4. Cascode amplifier for 180nm technology
**(Only Vdd and aspect ratio will change in case of 22nm schematics)

Calculation:

Calculations: -

(I) For 180 nm technology:-

Taking frequency
$$f_{0} = 3HHZ$$
 and $I_{cl} = 10\mu A$

Required gain = 20V/V

 $f_{0} = \frac{1}{2}TR_{out}C$

Putting above value, we get $R_{out} = 53051.65\Omega$
 $A_{V} = g_{m} \times R_{out} =) g_{m} = \frac{A_{V}}{R_{out}} = \frac{20}{53051.65} = 3.14 \times 10^{-4} \text{ s}$
 $\Rightarrow m = \int 2 \times I_{D} \times \mu_{m} Cox \frac{W}{L} = \int 2 \times 10\mu \times 270\mu \times \frac{W}{L}$
 $= \frac{1}{2} \left(\frac{W}{L} \right)_{NMOS} = 18.277$

This we are getting by cascade CM

 $V_{S} = V_{b}V_{out} = 1.08V$

This we are getting by cascade CM

 $V_{S} = 1.8V$, $V_{E} = 0.3906$
 $T_{d} = 0.5 \times \mu_{p} \times Cox \times \frac{W}{L} \times \left(\frac{V}{33} - V_{E} \right)_{p}^{2}$
 $\left(\frac{W}{L} \right)_{pMOS} = 4.096$

For NMOS in sot.

Vds > Vgs - Ythn

as und Volsat = 200 mV

For M25 -> 200mV > V5-0.5 =1 V5 < 0.7V

For M26 → 200mV >, Vbias3 - 02 => Vbias3 ≤ 0-7V

For PMOS in sat

Vos & Vgs - Vehp

For M27 -> - - 200mV = Vbias 2 - 1.6 + 0,7906


116/032 > 1.0094V

For M28 -> -200MV = Vision -1.8V +03906 Vbias1 > 1.2094V

V57041 > 0.14V

Observations:

For 180nm technology:







Fig 6. Vout and Vin plot for 180nm technology



Fig 7. Bode plot for 180nm technology

- Vin=0.655V (DC Bias), Vac=1 mV, f=505kHz
- Output Voltage Swing: (286m to 324m) V = 38mV
- Amplitude of Swing= 38mV
- Gain= 19V/V
- Gain = 26.16dB for F < 500kHz
- Pd = 0.2268uW < 5mW

For 22nm technology:






Fig 8. Vout and Vin plot for 22nm technology




Fig 9. Bode plot for 22nm technology

- Vin=0.50V (DC Bias), Vac=1 mV, f=100kHz
- Output Voltage Swing: (127m to 175m) V = 24mV
- Amplitude of Swing= 24mV
- Gain= 24V/V
- Gain = 27.46dB for F<500kHz
- Pd = 0.0006uW < 5mW

MAGIC layout:




Fig 10. Current mirror layout for 180nm technology




Fig 11. Cascode amplifier layout for 180nm technology

Conclusion:

Simulations and practical calculations were performed for the Beta Multiplier, Cascode Current Mirror, and Cascode Amplifier using LTspice and Magic software. The results from these analyses exhibited strong concordance. The observation tables demonstrate that the estimated, computed, and LTspice values for different parameters fall within similar ranges, affirming that the simulations and practical calculations are in good agreement with each other.