

# I n d e x

S. No.	Name of the Experiment	Page No.	Date of Experiment	Date of Submission	Remarks
1.	Design a Half and Full Adder using VHDL				5/11/23
2.	Design Half and Full Subtractor using VHDL				
3.	Design 4 bit adder using macro of half adder and full adder				
4.	Design 4 bit adder subtractor circuit using mode control bit				
5.	Design 3:8 and 2:4 decoder circuit.				
6.	Design 5:32 decoder circuit using macro of 2:4 and 3:8 decoder circuit				
7.	Design 4:1 MUX using when else statement				
8.	Design 2 bit comparator circuit. Design 4 bit comparator circuit using macro of 2 bit comparator circuit.				5/11/23
9.	Design SR, JK, D and T flip flop.				

# Index

Aim: Design a half adder and full adder using VHDL

Software Used: Xilinx ISE 14.7

VHDL Code (Half Adder)

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity half-adder is
port (a,b : in bit; s,c : out bit);
end half-adder;
architecture behave of half-adder is
begin
s <- a nor b;
c <- a and b;
end behave;
```

VHDL Code (Full Adder)

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity full-adder is
port (a,b,ci : in bit; s,c : out bit);
end full-adder;
architecture behave of full-adder is
signal c1,c2,c3 : bit;
begin
s <- a nor b nor ci;
c1 <- a and b;
c2 <- a nor b;
```

A	B	SUM	CARRY
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Truth Table for Half Adder

A	B	$\bar{B}$	B
0	0	1	(1)
0	1	1	(1)

$$S = A \oplus B$$

A	B	$\bar{B}$	B
0	0	1	0
0	1	1	0

$$C = A \cdot B$$

A	B	$C_{in}$	SUM	CARRY
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1



A	$B_{Cin}$	$\bar{B}_{Cin}$	$\bar{B}_{Cin}$	$B_{Cin}$	$\bar{B}_{Cin}$
0	0	1	1	0	1
0	1	0	0	1	0

$$S = A \oplus B \oplus C_{in}$$

A	$B_{Cin}$	$\bar{B}_{Cin}$	$\bar{B}_{Cin}$	$B_{Cin}$	$\bar{B}_{Cin}$
0	0	1	1	0	1
0	1	0	0	1	0

$$C_{out} = AB + BC_{in} + C_{in}A$$

$C_3 \in C_i$  and  $C_2;$   
 $C \notin C_3$  or  $C_1;$   
 end behave;

Teacher's Signature : Sohail 511123

Inputs		Outputs	
X	Y	D	Bout
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

A	B	$\bar{B}$	B
$\bar{A}$			
		(1)	
(1)			

$$S = A \oplus B$$

A	B	$\bar{B}$	B
$\bar{A}$			
		(1)	
(1)			

$$C = \bar{A} \cdot B$$

Inputs		Output		
A	B	Bin	D	Bout
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Aim: Design half and full subtractor using VHDL

Software Used: Xilinx ISE 14.7

VHDL Code (Half Subtractor)

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity half_subt is
port (a: in STD_LOGIC;
      c: in STD_LOGIC;
      b: out STD_LOGIC;
      d: out STD_LOGIC);
```

end half\_subt;

architecture behavioral of half\_subt is

begin

process (a,c)

begin

if (a='0' and c='0')

then b<='0'; d<='0';

elsif (a='0' and c='1')

then b<='1'; d<='1';

elsif (a='1' and c='0')

then b<='0'; d<='1';

else

b<='0'; d<='0';

end if;

end process;

end behavioral;

A  
B Bin

		00	01	11	10
		0	1	0	1
A	0	0	1	0	1
	1	1	0	1	0

$$D = A'B'Bin + AB'Bin' + A'BBin' + ABBin$$

A  
B Bin

		00	01	11	10
		0	1	1	1
A	0	0	1	1	1
	1	0	0	1	0

$$B_{out} = A'B'Bin + A'B + BB_{in}$$

## VHDL Code (Full Subtractor)

```
library IEEE;
use IEEE.STD-LOGIC-1164.all;
entity full-subt is
port (a: in STD-LOGIC;
      b: in STD-LOGIC;
      c: in STD-LOGIC;
      bout: OUT STD-LOGIC;
      d: OUT STD-LOGIC);
```

end full-subt;

architecture behavioral of full-subt is

begin

process (a, b, c)

begin

if (a='0' and b='0' and c='0')

then bout <='0'; d<='0';

elsif (a='0' and b='0' and c='1')

then bout <='1'; d<='1';

elsif (a='0' and b='1' and c='0')

then bout <='1'; d<='1';

elsif (a='0' and b='1' and c='1')

then bout <='0'; d<='0';

elsif (a='1' and b='0' and c='1')

then bout <='0'; d<='0';



elsif (a='1' and b='1' and c='0')

then bout <='0'; d<='0';

else bout <='1'; d<='1';

end if;

end process;  
end behavioral;



Teacher's Signature :  5/11/23

Name	Value	0 ns	200 ns	400 ns	600 ns	800 ns	1,000 ns
D[0]	0000	0110	1111	0100	X	1111	
D[1]	0000	1100	0111	1110	X	1111	
D[2]	0000	0010	1011	1101	0100	X	1110
D[3]							
D[4]							
D[5]							
D[6]							
D[7]							
QE	1,000,000 ns						

Aim: Design a 4 bit adder using macro of half adder and full adder

Software Used: Xilinx ISE 14.7

VHDL Code:

```

library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity adder is
port (c, a, b : in STD_LOGIC_VECTOR (3 down to 0);
      c: in STD_LOGIC;
      s: out STD_LOGIC_VECTOR (3 down to 0);
      co : out STD_LOGIC);
end adder;
architecture structural of adder is
component adder
port ( a, b, c : in STD_LOGIC ;
      sum, carry : out STD_LOGIC );
end component;
signal x, y, z : STD_LOGIC ;
begin
fa1 : adder port map (c, a, (0), b(0), s(0), x);
fa2 : adder port map (x, a, (1), b(1), s(1), y);
fa3 : adder port map (y, a, (2), b(2), s(2), z);
fa4 : adder port map (z, a, (3), b(3), s(3), co);
end structural;
```

Aim: Design 4 bit adder using macro of half adder and full adder.

Software Used: Xilinx 14.4 ISE

VHDL Code:

```

library IEEE;
use IEEE.STD_LOGIC_ARITH.all;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_UNSIGNED.all;
entity ha is
port (x,y : in STD_LOGIC;
      s,c : out STD_LOGIC););
end ha;
architecture behavioral of ha is
begin
  s <= x nor y;
  c <= x and y;
end behavioral;
entity fa is
port (a,b,cin : in STD_LOGIC ;
      sum,carry : out STD_LOGIC););
end fa;
architecture behavioral of fa is
component ha is
port (x,y : in STD_LOGIC;
      s,c : out STD_LOGIC););
end component;
  
```

signal temp1, temp2, temp3 : STD\_LOGIC;  
begin

ha1 : ha port map (x => a, y => b, s => temp1, c => temp2);  
ha2 : ha port map (x => temp1, y => cin, s => sum, c => temp3);  
carry <= temp2 or temp3;  
end behavioral;

entity adder4bit is

port (a : in STD\_LOGIC\_VECTOR (3 downto 0);  
b : in STD\_LOGIC\_VECTOR (3 downto 0));

carry in : in STD\_LOGIC;

sum : out STD\_LOGIC\_VECTOR (3 downto 0);

carry out : out STD\_LOGIC;

end adder4bit;

architecture behavioral of adder4bit is

component fa is

port (a, b, cin : in STD\_LOGIC;  
sum, carry : out STD\_LOGIC);

end component fa;

signal temp : STD\_LOGIC\_VECTOR (2 downto 0);

begin

u1 : fa port map (a => a(0), b => b(0), cin => carryin,  
sum => sum(0), carry => temp(0));

u2 : fa port map (a => a(1), b => b(1), cin => temp(0),  
sum => sum(1), carry => temp(1));

u3 : fa port map (a => a(2), b => b(2), cin => temp(1),  
sum => sum(2), carry => temp(2));

u4 : fa port map (a => a(3), b => b(3), cin => temp(2),  
sum => sum(3), carry => carryout);


Date \_\_\_\_\_

Expt. No. \_\_\_\_\_

Page No. \_\_\_\_\_

end behavioral;

Teacher's Signature : \_\_\_\_\_

A handwritten signature consisting of a stylized circle and some flowing lines.

M	B	X
0	0	0
0	1	1
1	0	1
1	1	0

If  $M=0 \rightarrow$  output is same as B input  
If  $M=1 \rightarrow$  output is complement of B input

For Sum

A	$\bar{B}C$	$\bar{B}\bar{C}$	$BC$	$B\bar{C}$
$\bar{A}$	0	1	0	1
A	1	0	1	0

For Carry

A	$\bar{B}C$	$\bar{B}\bar{C}$	$BC$	$B\bar{C}$
$\bar{A}$	0	0	1	0
A	0	1	1	1

For Borrow

A	$\bar{B}C$	$\bar{B}\bar{C}$	$BC$	$B\bar{C}$
$\bar{A}$	0	1	1	1
A	0	0	1	0

Boolean Expression

Sum/Subtract :  $A \oplus B \oplus C$

Carry :  $AB + BC + CA$

Borrow :  $\bar{A}C + \bar{A}B + BC$

Aim: Design 4 bit adder subtractor circuit using mode control bit.

Software used: Xilinx 14.4 ISE

Code:

Full Adder

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity FullAdder is
port( x,y, cin : in STD_LOGIC;
      sum, cout : out STD_LOGIC);
end Full_Adder;
architecture bhv of FullAdder is
begin
  sum <- (x nor y) nor cin;
  cout <- (x and (y or cin)) or (cin and y);
end bhv;
```

4 Bit Adder Subtractor

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity addsub is
port( op : in STD_LOGIC;
      a,b : in STD_LOGIC_VECTOR(3 downto 0);
      ri : out STD_LOGIC_VECTOR(3 downto 0);
      cout, overflow : out STD_LOGIC);
end addsub;
```

The figure displays a screenshot of a flight simulation or air traffic control software. The interface is organized into several panels:

- Map Panel:** Located on the far left, showing a dark map with a grid overlay.
- Navigation Display:** A panel below the map, showing flight paths and possibly radar information.
- Flight Data Panels:** A series of eight panels across the bottom, each representing an aircraft. Each panel contains:
  - A vertical identifier column on the left.
  - A horizontal time scale at the top.
  - Flight level indicators (e.g., FL100, FL200).
  - Flight number labels (e.g., 0001, 0002, 0003, 0004, 0005, 0006, 0007, 0008).
  - Flight status indicators (e.g., 'IN', 'OUT').
  - Flight level indicators (e.g., FL100, FL200).

architecture struct of addsub is  
 component Full\_Adder is

port (  $x, y, cin$  : in STD\_LOGIC;  
 $sum, cout$  : out STD\_LOGIC );

end component;

signal  $c_1, c_2, c_3, c_4$  : STD\_LOGIC;

signal tmp : STD\_LOGIC\_VECTOR(3 downto 0);

begin

$tmp \leftarrow a \text{ nor } b;$

FA0 : Full\_Adder port map (A(0), tmp(0), op, r(0), c(1)); - n0

FA1 : Full\_Adder port map (A(1), tmp(1), c1, r(1), c2); - n1

FA2 : Full\_Adder port map (A(2), tmp(2), c2, r(2), c3); - n2

FA3 : Full\_Adder port map (A(3), tmp(3), c3, r(3), c4); - n3

overflow  $\leftarrow c_3 \text{ nor } c_4;$

$cout \leftarrow c_4;$

end struct;

$D(1)$	$D(0)$	$Y(3)$	$Y(2)$	$Y(1)$	$Y(0)$
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

$$Y(0) = \overline{D(1)} \cdot \overline{D(0)}$$

$$Y(1) = \overline{D(1)} \cdot D(0)$$

$$Y(2) = D(1) \cdot \overline{D(0)}$$

$$Y(3) = D(1) \cdot D(0)$$

A	B	C	$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

$$D_0 = \bar{A} \bar{B} \bar{C}$$

$$D_5 = A \bar{B} C$$

$$D_1 = \bar{A} \bar{B} C$$

$$D_6 = A B \bar{C}$$

$$D_2 = \bar{A} B \bar{C}$$

$$D_7 = A B C$$

$$D_3 = \bar{A} B C$$

$$D_4 = A \bar{B} \bar{C}$$

Aim: Design 3:8 and 2:4 decoder circuit

Software Used: Xilinx 14.4 ISE

VHDL Code (2:4 Decoder)

library IEEE;

use IEEE.STD\_LOGIC\_1164.all;

entity decoder24 is

port (x : in STD\_LOGIC\_VECTOR (1 downto 0);  
y : out STD\_LOGIC\_VECTOR (3 downto 0);  
en : in STD\_LOGIC);

end decoder24;

architecture behav of decoder24 is

signal temp : STD\_LOGIC\_VECTOR (3 downto 0);  
begin

temp  $\leftarrow$  "0001" when  $x = "00"$  else  
"0010" when  $x = "01"$  else  
"0100" when  $x = "10"$  else  
"1000" when  $x = "11"$  ;

$y \leftarrow$  temp when  $en = '1'$  else "0000";

end behav;



VHDL Code (3:8 decoder)

library IEEE;

use IEEE.STD\_LOGIC\_1164.all;

entity decoder38 is

port (w : in STD\_LOGIC\_VECTOR (2 downto 0);  
u : out STD\_LOGIC\_VECTOR (7 downto 0));



en-3 : in STD-LOGIC);  
end decoder3-8;  
architecture beh of decoder3-8 is  
signal temp3: STD-LOGIC\_VECTOR (7 downto 0);  
begin  
temp3 <= "00000001" when w = "000" else  
"00000010" when w = "001" else  
"00000100" when w = "010" else  
"00001000" when w = "011" else  
"00010000" when w = "100" else  
"00100000" when w = "101" else  
"01000000" when w = "110" else  
"10000000";  
u <= temp3 when en3 = '1' else "00000000";  
end beh;



Aim: Design a 5:32 decoder circuit using macro of 2:4 and 3:8 decoder circuit.

Software Used: Xilinx 14.4 ISE

VHDL Code:

```

library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity decoder5_32 is
port( m: in STD_LOGIC_VECTOR(4 downto 0);
      n: out STD_LOGIC_VECTOR(31 downto 0);
      en5 : in STD_LOGIC );
end decoder5_32;
architecture behavioral of decoder5_32 is
component decoder2_4 is
port( x: in STD_LOGIC_VECTOR(1 downto 0);
      y : out STD_LOGIC_VECTOR(3 downto 0);
      en: in STD_LOGIC );
end component decoder2_4;
component decoder3_8 is
port( w: in STD_LOGIC_VECTOR(2 downto 0);
      u: out STD_LOGIC_VECTOR(7 downto 0);
      en3 : in STD_LOGIC );
end component decoder3_8;
signal temp5: STD_LOGIC_VECTOR(3 downto 0);
begin
a2_4: Decoder2_4 port map (x(1) => m(4), x(0) => m(3),
                           y(3) => temp5(3), y(2) => temp5(2), y(1) => temp5(1),
                           en => en5);

```

$y(0) \Rightarrow \text{temp}5(0)$ ,  $\text{en} \Rightarrow \text{en}5$ );



a 3-8-0 : decoder 3-8 port map ( $w(2) \Rightarrow m(2)$ ,  $w(1) \Rightarrow m(1)$ ,  $w(0) \Rightarrow m(0)$ ,  $\text{en}_3 \Rightarrow \text{temp}5(0)$ ,  $u(7) \Rightarrow n(7)$ ,  $u(6) \Rightarrow n(6)$ ,  $u(5) \Rightarrow n(5)$ ,  $u(4) \Rightarrow n(4)$ ,  $u(3) \Rightarrow n(3)$ ,  $u(2) \Rightarrow n(2)$ ,  $u(1) \Rightarrow n(1)$ ,  $u(0) \Rightarrow n(0)$ );

a 3-8-1 : decoder 3-8 port map ( $w(2) \Rightarrow m(2)$ ,  $w(1) \Rightarrow m(1)$ ,  $w(0) \Rightarrow m(0)$ ,  $\text{en}_3 \Rightarrow \text{temp}5(1)$ ,  $u(7) \Rightarrow n(15)$ ,  $u(6) \Rightarrow n(14)$ ,  $u(5) \Rightarrow n(13)$ ,  $u(4) \Rightarrow n(12)$ ,  $u(3) \Rightarrow n(11)$ ,  $u(2) \Rightarrow n(10)$ ,  $u(1) \Rightarrow n(9)$ ,  $u(0) \Rightarrow n(8)$ );


a 3-8-2 : decoder 3-8 port map ( $w(2) \Rightarrow m(2)$ ,  $w(1) \Rightarrow m(1)$ ,  $w(0) \Rightarrow m(0)$ ,  $\text{en}_3 \Rightarrow \text{temp}5(2)$ ,  $u(7) \Rightarrow n(23)$ ,  $u(6) \Rightarrow n(22)$ ,  $u(5) \Rightarrow n(21)$ ,  $u(4) \Rightarrow n(20)$ ,  $u(3) \Rightarrow n(19)$ ,  $u(2) \Rightarrow n(18)$ ,  $u(1) \Rightarrow n(17)$ ,  $u(0) \Rightarrow n(16)$ );

a 3-8-3 : decoder 3-8 port map ( $w(2) \Rightarrow m(2)$ ,  $w(1) \Rightarrow m(1)$ ,  $w(0) \Rightarrow m(0)$ ,  $\text{en}_3 \Rightarrow \text{temp}5(3)$ ,  $u(7) \Rightarrow n(31)$ ,  $u(6) \Rightarrow n(30)$ ,  $u(5) \Rightarrow n(29)$ ,  $u(4) \Rightarrow n(28)$ ,  $u(3) \Rightarrow n(27)$ ,  $u(2) \Rightarrow n(26)$ ,  $u(1) \Rightarrow n(25)$ ,  $u(0) \Rightarrow n(24)$ );  
end behavioral;

$s(0)$	$s(1)$	$z$
0	0	$a(0)$
0	1	$a(1)$
1	0	$a(2)$
1	1	$a(3)$



$$Z = \bar{S}_0 \bar{S}_1 I_0 + \bar{S}_0 S_1 I_1 + S_0 \bar{S}_1 I_2 + S_0 S_1 I_3$$



Aim : Design 4:1 MUX using when else statement.


Software Used : Xilinx 14.4 ISE

### VHDL Code

```

library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity mux4x1selset is
port (a: in STD_LOGIC_VECTOR(3 downto 0);
      s: in STD_LOGIC_VECTOR(1 downto 0);
      z: out STD_LOGIC);
end mux4x1selset;
architecture bhv1 of mux4x1selset is
begin
z <= a(0) when s = "00" else
          a(1) when s = "01" else
          a(2) when s = "10" else
          a(3) when s = "11";
end bhv1;

```



Teacher's Signature :

Q5/1123

General Description Year 1900 AD		100	200	300	400
■ 34.024	478	478			478
■ 34.025	473		473		
■ 34.026	10				
■ 34.027	15				
■ 34.028	5				

Aim: Design 2 bit comparator circuit. Design 4 bit comparator circuit using made of 2 bit comparator circuit.

Software Used: Xilinx 14.4 ISE

Code (2 Bit Comparator)

```

library ieee;
use ieee.std_logic_1164.all;
entity comp2 is
port (
    a, b : in std_logic_vector(1 downto 0);
    gt, st, eq : out std_logic
);
end comp2;
architecture bit2_comparator of comp2 is
begin
    eq <= p0 or p1 or p2 or p3;
    p0 <= ((not a(1)) and (not a(0)) and (not b(1))) and (not b(0));
    p1 <= ((not a(1)) and a(0) and (not b(1)) and b(0));
    p2 <= (a(1) and (not a(0)) and b(1) and (not b(0)));
    p3 <= (a(1) and a(0) and b(1) and b(0));
    gt <= p9 or p5 or p6;
    p4 <= ((not a(0)) and b(1) and b(0));
    p5 <= ((not a(1)) and (not a(0)) and b(0));
    p6 <= ((not a(1)) and b(1));

```

Teacher's Signature: \_\_\_\_\_

Q5/11/23

$it \leftarrow p7 \text{ or } p8 \text{ or } p9;$   
 $p7 \leftarrow (a(1) \text{ and } a(0) \text{ and } (\text{not } b(0));$   
 $p8 \leftarrow (a(1) \text{ and } (\text{not } b(1));$   
 $p9 \leftarrow (a(0) \text{ and } (\text{not } b(1)) \text{ and } (\text{not } b(0));$   
 end bit 2 - comparator;

#### 4 Bit Comparator

library ieee;

use ieee.std\_logic\_1164.all;

entity comp4 is

port (

a, b : in std\_logic\_vector (3 downto 0);

it, st, eq : out std\_logic;

LED : out std\_logic\_vector (6 downto 0)

);

end comp4;

architecture bit4\_comparator of comp4 is

signal e1, e0, s1, s0, i1, i0 : std\_logic;

begin

comp1-unit : entity work.comp2 (bit2-comparator)  
port map (a(1)  $\Rightarrow$  a(3), a(0)  $\Rightarrow$  a(2), b(1)  $\Rightarrow$  b(3),  
b(0)  $\Rightarrow$  b(2), eq  $\Rightarrow$  e1, st  $\Rightarrow$  s1, it  $\Rightarrow$  i1);

comp2-unit : entity work.comp2 (bit2-comparator)

port map (a(1)  $\Rightarrow$  a(1), a(0)  $\Rightarrow$  a(0), b(1)  $\Rightarrow$  b(1), b(0)  $\Rightarrow$  b(0),  
eq  $\Rightarrow$  e0, st  $\Rightarrow$  s0, it  $\Rightarrow$  i0);

eq  $\leftarrow$  e1 and e0;

it  $\leftarrow$  i1 or (e1 and i0);

st  $\leftarrow$  s1 or (e1 and s0);

end bit4\_comparator;

Teacher's Signature :

Q5/11/23

$\theta$	$s$	$r$	$\theta(T+1)$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	-
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	-

$\theta$	$j$	$k$	$\theta(T+1)$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

$\theta$	$d$	$\theta(T+1)$
0	0	0
0	1	1
1	0	0
1	1	1

$\theta$	$t$	$\theta(T+1)$
0	0	0
0	1	1
1	0	1
1	1	0

Aim: Design SR, JK, D and T flip flop

Software Used: Xilinx 14.4 ISE





### SR Flip Flop

```

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity sr_flip_flop_source is
port (s, r, rst, clk : in std_logic;
      q, qb : out std_logic);
end sr_flip_flop_source;
architecture behavioral of sr_flip_flop_source is
begin
process (s, r, rst, clk)
begin
if (rst = '1') then
  q <= '0';
elsif (rising_edge(clk)) then
  if (s = r) then
    q <= s;
    qb <= r;
  elsif (s = '1' and r = '1') then
    q <= 'Z';
    qb <= 'Z';
  end if;
  end if;
end process;
end behavioral;
```

Teacher's Signature:

S11123



## JK Flip Flop

library ieee;

use ieee.std\_logic\_1164.all;

use ieee.std\_logic\_arith.all;

use ieee.std\_logic\_unsigned.all;

entity JK\_FF is

port ( J, K, clk, rst : in std\_logic;

Q, Qbar : out std\_logic);

end JK\_FF;

architecture behavioral of JK\_FF is

begin

process (clk, rst)

variable qn : std\_logic;

begin

if (rst = '1') then

qn := '0';

elsif (clk'event and clk = '1') then

if (J = '0' and K = '0') then

qn := qn;

elsif (J = '0' and K = '1') then

qn := '0';

elsif (J = '1' and K = '0') then

qn := '1';

elsif (J = '1' and K = '1') then

qn := not qn;

else

null;

end if;

Teacher's Signature: \_\_\_\_\_

Ans 5/1123

```
q <= qn;  
qbar <= not qn;  
end process;  
end behavioral;
```

## D Flip Flop

```
library ieee;  
use ieee.std_logic_1164.all;  
use ieee.std_logic_arith.all;  
use ieee.std_logic_unsigned.all;  
entity d_flipflop_source is  
port (D, CLK, RST : in std_logic;  
      Q, QB : out std_logic);  
end d_flipflop_source;  
architecture behavioral of d_flipflop_source is  
begin  
process(D, CLK, RST)  
begin  
  if (RST = '1') then  
    Q <= '0';  
  elsif rising_edge(CLK) then  
    Q <= D;  
    QB <= not D;  
  end if;  
end process;  
end behavioral;
```

## T Flip Flop

library ieee;

use ieee.std\_logic\_1164.all;

use ieee.std\_logic\_unsigned.all;

use ieee.std\_logic\_unsigneD.all;

entity T-FLIPFLOP\_SOURCE is

port( T, CLK, RST, TEMP : in std\_logic;

q, qB : out std logic);

end T-FLIPFLOP\_SOURCE;

architecture behavioral of T-FLIPFLOP\_SOURCE is

begin

process(T, CLK, RES)

variable TEMP : std\_logic := '0';

begin

if (RES = '1') then

TEMP := '0';

elsif (rising edge (CLK)) then

if (T = '1') then


TEMP := ~~not~~ not TEMP;

~~qB~~  $\notin$  TEMP;

~~end process;~~

~~end behavioral;~~

CK R	$\theta_3$	$\theta_2$	$\theta_1$	$\theta_0$
Reset	0	0	0	0
1 <sup>st</sup> falling edge	1	0	0	0
2 <sup>nd</sup> falling edge	1	1	0	0
3 <sup>rd</sup> falling edge	1	1	1	0
4 <sup>th</sup> falling edge	1	1	1	1



Aim: Design a 4 bit Serial In Serial Out shift register

Software Used: Xilinx 14.4 ISE

VHDL Code

```


library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity siso_behaviour is
port (
    din : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    dout : out STD_LOGIC);
end siso_behaviour;
architecture sisoBehaviour_arc of siso_behaviour is
begin
    siso : process (clk, din, reset) is
    variable s : std_logic_vector(3 downto 0) := "0000";
    begin
        if (reset = '1') then
            s := "0000";
        elsif (rising-edge (clk)) then
            s := (din & s(3 downto 1));
            dout <- s(0);
        end if;
    end process siso;
end sisoBehaviour_arc;

```

Teacher's Signature :

 5/1/23

R-CLR	Mode S1 S0	C4 CLK	Serial in SL SR	Parallel in A B C D	Outputs
L	XX	X	XX	XXXX	LLLL
H	XX	$\hat{A}' + \hat{A}$	XX	XXXX	$\Phi_A \Phi_B \Phi_C \Phi_D$
H	HH	$\hat{A}$	XX	abcd	abcd
H	LH	$\hat{A}$	XH	XXXX	$H\Phi_A \Phi_B \Phi_C$
H	LH	$\hat{A}$	XL	XXXX	$L\Phi_A \Phi_B \Phi_C$
H	HL	$\hat{A}$	HX	XXXX	$\Phi_B \Phi_C \Phi_D H$
H	HL	$\hat{A}$	LX	XXXX	$\Phi_B \Phi_C \Phi_D L$
H	LL	X	XX	XXXX	$\Phi_A \Phi_B \Phi_C \Phi_D$




Aim: Design universal 4 bit shift register

Software Used: Xilinx 14.4 ISE


VHDL Code:

```

library IEEE;
use IEEE.STD.LOGIC_1164.all;
entity uni_shift is
port (clock, clear, sl_in, sr_in : in bit;
      mode : in bit_vector (1 downto 0);
      data : in bit_vector (3 downto 0);
      q : inout bit_vector (3 downto 0));
end uni_shift;
architecture behav of uni_shift is
begin
process (clock, clear)
begin
  if clear = '0' then
    q <= "0000";
  elsif clock'event and clock = '1' then
    case mode is
      when "00" => null;
      when "01" => q <= (q srl 1) or (sr_in & "000");
      when "10" => q <= (q sll 1) or ("000" & sl_in);
      when "11" => q <= data;
    end case;
  end if;
end process;
end behav;
```

Teacher's Signature:  5/11/23

Reset	clk	$\theta_3$	$\theta_2$	$\theta_1$	$\theta_0$
1	0	0	0	0	0
0	1	0	0	0	1
0	2	0	0	1	0
0	3	0	0	1	1
0	4	0	1	0	0
0	5	0	1	0	1
0	6	0	1	1	0
0	7	0	1	1	1
0	8	1	0	0	0
0	9	1	0	0	1
0	10	1	0	1	0
0	11	1	0	1	1
0	12	1	1	0	0
0	13	1	1	0	1
0	14	1	1	1	0
0	15	1	1	1	1
0	16	0	0	0	0



Aim: Design a 4 bit binary counter

Software Used: Xilinx 14.4 ISE

VHDL Code:


```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.all;
use IEEE.STD_LOGIC_ARITH.all;

entity counter is
port (rst, clk : in std_logic;
      o : out std_logic_vector (0 to 3));
end counter;


architecture count_arch of counter is
signal count : std_logic_vector (0 to 3);
begin
process (rst, clk)
begin
if (rst = '1') then count <= "0000";
elsif (clk'event and clk = '1') then count <= count + 1;
end if;
end process;
o <= count;
end count_arch;

```



5/11/23  
S2

Clock Pulse	$X_3$	$X_2$	$X_1$	$X_0$
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10 (reset)	0	0	0	0



Aim: Design a decade counter


Software Used: Xilinx 4.4 ISE

VHDL Code:

```


library IEEE;
use IEEE. STD_LOGIC_1164. ALL;
use IEEE. STD_LOGIC_ARITH. ALL;
use IEEE. STD_LOGIC_UNSIGNED. ALL;
entity mod_a is
architecture behave of mod_a is
signal temp : STD_LOGIC_VECTOR(3 downto 0);
begin
a. process (clk)
begin
if ( clk'event and clk = '0' ) then
if ( temp = "1001" ) then temp <= "0000";
else
temp <= temp + "0001";
end if ;
end if ;
z <= temp;
end process a;
end behavioral;

```



Teacher's Signature :  5/11/23

CLK	Updown	$\theta_3$	$\theta_2$	$\theta_1$	$\theta_0$
0	1	1	1	1	0
1	1	1	1	0	1
2	1	1	1	0	0
3	1	1	1	0	1
4	1	1	0	1	0
5	1	1	0	1	1
6	1	1	0	0	1
7	1	1	0	0	0
8	1	0	1	1	1
9	1	0	1	1	0
10	1	0	1	0	1
11	1	0	1	0	0
12	1	0	0	1	1
13	1	0	0	1	0
14	1	0	0	0	1
15	1	0	0	0	0



Aim: Design a 4 bit up/down asynchronous counter

Software used: Xilinx 14.4 ISE

VHDL Code:

```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity updown counter is
port( clk, reset, updown : in STD_LOGIC;
      counter : out STD_LOGIC_VECTOR (3 downto 0));
end updown counter;
architecture behave of updown counter is
signal counter_updown : STD_LOGIC_VECTOR (3 downto 0);
begin
process (clk)
begin
  if (rising edge (clk)) then
    if (reset = '1') then
      counter_updown <= x"0";
    elsif (updown = '1') then
      counter_updown <= counter_updown - n"1";
    else
      counter_updown <= counter_updown + n"1";
    end if;
  end process;
  counter <= counter_updown;
end behavioral;
```

Qd 5/1/23

Teacher's Signature :

Time	state	Counter	Product Register	st	M	K	Load	Ad	sh	Done
A0	S0	00	00000000	0	0	0	0	0	0	0
A1	S0	00	00000000	1	0	0	1	0	0	0
A2	S1	00	000001011	0	1	0	0	1	0	0
A3	S2	00	011011101	0	1	0	0	0	1	0
A4	S1	00	001101101	0	1	0	0	1	0	0
A5	S0	10	100111101	0	0	0	0	0	1	0
A6	S1	10	100111101	0	0	0	0	0	1	0
A7	S1	11	010011110	0	1	1	0	1	0	0
A8	S2	11	001001111	0	1	1	0	0	1	0
A9	S3	00	0100001111	0	1	0	0	0	0	1

Aim: To design 4 bit multiplier circuit using add-shift state machine model

Software Used: Xilinx 14.4 ISE

### VHDL Code

```

library IEEE;
use IEEE.NUMERIC_BIT.ALL;
entity MULT is
port( clk, st : in bit;
      multiplier, mcond : in unsigned (3 downto 0);
      done : out bit);
end MULT;
architecture behave of MULT is
signal state : integer range 0 to 8;
signal acc : unsigned (8 downto 0);
alias m : bit : 0 acc(0);
begin
process (clk) begin
if (clk'event and clk = '1') then
  case state is
    when 0 => if (st = '1') then acc (8 downto 4)
      <- "00000"; acc (3 downto 0) <- multiplier;
      state <- 1; end if;
    when 1 | 3 | 15 | 7 =>
      if (m = '1') then acc (8 downto 4) <- '0' &
        acc (7 downto 4) + mcond;
      state <- state + 1;
    else acc <- '0' & acc (8 downto 1);
  end case;
end if;
end process;
end;
  
```

```
state ← state + 2;  
end if;  
when 2 | 4 | 16 | 8 ⇒  
acc ← '0' + acc (8 down to 1);  
state ← state + 1;  
when a ⇒ state ← 0;  
end case;  
end if;  
end process;  
done ← '1' when state = 9 else "0";  
end behave;
```