

# Computer Organization & Architecture


Architecture: It refers to those attributes which are visible to the programmer & have a direct impact on logical execution of a program.

- 'what' does the system do.
- It defines the instructions of the system which are available for the user, i.e., defines the abstract manner of the system.  
eg. types of instructions

Organization: It refers to the operational units & the interconnections b/w them that achieve the architectural specifications.

- 'how' to implement
- transparent from the programmer
- Realization of abstract model  
eg. Physical components (adders / subtractors).


(Real-life eg: Visiting a house.)




① CPU (Central Processing Unit)

Control unit (CU)  
(has a set of registers & circuits to generate control signals).


Arithmetic & Logic unit (ALU)  
(responsible for executing arithmetic op<sup>r</sup> and logical op<sup>r</sup>).

- ② Main Memory / Memory  
where inst<sup>n</sup> & data are stored temporarily.
-  Same memory for both data & inst<sup>n</sup>.

### ③ I/O Components




- a) I/P module : consists of some basic components that accepts data & instr<sup>n</sup> in some form and convert them into an internal form of signals that is usable by the system.
- b) O/P module : It serves as a medium for displaying the results.



### VON - NEUMANN ARCHITECTURE

- Basic fun<sup>n</sup> is execution of program
- It is based on stored - program computer concept, where instr<sup>n</sup> data & program data are stored in the same memory.
- It consists of :
  - ) I/P unit
  - ) O/P unit
  - ) ALU
  - ) CU
  - ) Memory unit

## Block Diagram



- ① Input devices
  - mouse , joysticks , CD , Floppy drive
- ② output device
  - displays result to the outside world
  - monitor , CD drive.
- ③ ALU
  - +, -, \*
- ④ CU
  - operations are co-ordinated & controlled by control unit .
- ⑤ Memory unit
  - each memory location has unique address .
  - The speed of transmission / retrieval depends on the BUS .

## Key - features of Von- neumann

1. It uses a stored program concept.
2. Program & data are stored in same memory
3. Each location of memory can be addressed independently.
4. Sequential fashion.

## HARVARD ARCHITECTURE

- ★ The limitation of von- neumann is that it has only one bus which is used for both data transfer & inst<sup>r</sup>, wasting a lot of time. Also, no checks for interrupts.
1. Harvard architecture provides separate storage for data & inst<sup>r</sup>.
  2. It splits the memory into 2 parts , one for data & another for inst<sup>r</sup>/programme.

## Performance measures of CPU


The performance of a computer is directly related to throughput & hence it is reciprocal of execution time.

$$\text{Performance} = \frac{1}{\text{execution time}}$$

## Overview of Logic gates

- logic gates are the basic building blocks of any digital system.

### ① AND gate



A	B	C
0	0	0
0	1	0
1	0	0
1	1	1

### ② OR gate





A	B	C
0	0	0
0	1	1
1	0	1
1	1	1

### ③ NOT gate





A	$\bar{A}$
0	1
1	0

### ④ NAND gate




A	B	C
0	0	1
0	1	0
1	0	0
1	1	0

⑤ NOR gate



A	B	C = $\overline{A+B}$
0	0	1
0	1	0
1	0	0
1	1	0


⑥ XOR gate



A	B	$A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0

$$C = A\bar{B} + \bar{A}B$$

⑦ XNOR gate



$$C = \overline{A \oplus B}$$



A	B	$A \oplus B$
0	0	1
0	1	0
1	0	0
1	1	1

# Chapter - Register Transfer Language

- Digital modules are best defined by the registers they contain & the operations that are performed.
- The op<sup>r</sup> executed on data stored in registers are called microoperations.
- The symbolic notation used to specify the sequence of Mop<sup>r</sup> is called register transfer language.

## Registers

- denoted by capital letters
- reg. that holds memory address is MAR  
(mem. add. reg.)
- Transfer is made by  $R_2 \leftarrow R_1$




eg. if ( $p=1$ ) then  $(R_2 \leftarrow R_1) \Rightarrow p: R_2 \leftarrow R_1$


## Basic Symbols

- 1) Letters  $\rightarrow$  denotes a reg  $\rightarrow$  MAR, PC, IR, R1
- 2) Parathesis  $\rightarrow$  " a part of reg  $\rightarrow$   $R_2(0-7)$ ,  $R_2(L)$
- 3) Arrow  $\leftarrow$  = denotes transfer of info
- 4) Comma  $=$  separates two Mop<sup>r</sup>:  $R_2 \leftarrow R_1$ ,  $R_1 \leftarrow R_2$

Transfer from R1 to R2 when  $p = 1$ .



Timing diag:




## Bus and Memory Transfers

- A computer has many registers for storing data & instructions.
- The data need to be transferred from one reg to another register.
- One way, is to connect each reg with every other register, but the no. of lines / wires will be excessive.
- Thus, we use a common bus system
- Control signals determine which register is selected by the bus during each particular register transfer.

### Common bus system using Multiplexers

- In this structure, a no. of registers are connected to the multiplexers.
- The register to be selected is decided by the select lines of mux.

Figure 4-3 Bus system for four registers.



### Truth table :

$S_1$	$S_0$	Register selected
0	0	A
0	1	B
1	0	C
1	1	D


Note: A bus system will multiplex 'K' registers of n bits each to produce an n-line common bus.

① The no. of mux = n


② size of mux =  $K \times 1$

### Using three - state gates

- The bus system can be constructed using three - state gates instead of multiplexers.
- It has three ~~gates~~ states
  - logic 0
  - logic 1
  - high - impedance state  
(behaves like an open-ckt)
- It is a useful device that allows us to control the system when current passes through a device & when it doesn't.



①  $i/p = o/p$   
i.e., when  $c = 1$ , behaves like a normal buffer.



when  $c = 0$   
 $o/p$  is  $z$ , i.e., no electrical current flows.

Imp. Multiple devices are accessing the bus, hence we require some control for reading / writing. Thus we use a three - state buffer over a multiplexer to resolve this issue.




Figure 4-5 Bus line with three state-buffers.

- We need to ensure that no more than one control input is active at any given time, thus we use decoder.
- when enabled, one of three -state buffers will be active, depending on  $S_0, S_1$ .

### Memory Transfer

- memory to user : Read
- new info into memory : Write

eg. Read :  $DR \leftarrow M[AR]$


- Memory word is symbolized by 'M'.
- specify the address of memory using [ ]
- $DR$  = data reg
- $AR$  = address reg

eg. Write:  $M[AR] \leftarrow R1$

- transfer of info from  $R1$  into memory word  $M$  selected by the address in  $AR$ .

## Arithmetic Microoperations


- A  $μop$  is an  $op$  performed with the data stored in registers.
- It is of 4 categories:



- ② eg.  $R_3 \leftarrow R_1 + R_2$  specifies add microoperation.  
 $R_3 \leftarrow R_1 + \overline{R_2} + 1$  or  $R_1 - R_2$  (subtraction)

## Binary adder

- implemented using a full adder
- The ckt that generates the arithmetic sum of 2 binary nos. is called a binary adder.



- 'n' bit binary adder requires 'n' full adders.

## Binary Adder-Subtractor

- $(+, -)$  can be combined in one common ckt by including an ex-or gate with the FA.




Figure 4.9 4-bit arithmetic circuit.

In mux, inputs are connected to  $B_1, B_0, A_0 \propto -$ .

op of binary adder is calculated using  $\rightarrow$

$$D = A + Y + C_{in}$$


(to the  $X$ -input)      (input carry)  
 ↓                          ↓  
 (to the  $Y$ -inputs)

## Binary Incrementer

eg.  $R_1 = 0110 \quad (6)$

$$\begin{array}{r} + 1 \\ \hline 0111 \end{array} \quad (7)$$

- implemented with binary counter with the help of half adders.
- at every clock pulse, the contents of reg is incremented by one.



## Arithmetic circuit

- The basic component of an arithmetic ckt is the parallel adder.
- By controlling data ifp to adder, we can obtain diff. types of arithmetic op's.
- Different options can be obtained using a multiplexer.

Case - 1 :  $S_1, S_0 = 00$   
 $Cin = 0; D = A + B$  (Add)  
 $Cin = 1; D = A + B + 1$  (Add with carry)

Case - 2 :  $S_1, S_0 = 01$   
 $Cin = 0, D = A + \bar{B}$  (Subtract with borrow)  
 $Cin = 1; D = A + \bar{B} + 1$  (Subtract)

Case - 3 :  $S_1, S_0 = 10$   
 $Cin = 0; Q = A$  (Transfer A)  
 $Cin = 1; D = A + 1$  (Increment A)

Case 4 :  $S_1, S_0 = 11$   
 $\begin{cases} Cin = 0; D = A - 1 & (\text{Decrement A}) \\ Cin = 1; D = A & (\text{Transfer A}) \end{cases}$

↳ bcoz a no. with all ones is equal to the 2's complement of 1 ( $2^3$ 's of 0001 = 1111).

Thus,  $A + 2^3$ 's of 1 =  $A - 1$

$\therefore$  when  $Cin = 1, D = A - 1 + 1 = \underline{\underline{A}}$ .

### LOGIC MICROOPERATIONS

- specify binary operations for string of bits stored in registers.

eg.  $P: R1 \leftarrow R1 \oplus R2$

Let  $R1 = 1010$

$R2 = 1100$

Then  $R1$ , after  $P = 1 \rightarrow \underline{\underline{0110}}$

### Special Symbols

OR =  $\vee$

AND =  $\wedge$

Complement :  $A = \bar{A}$

## Applications

- Logic op's are useful for manipulating individual bits or a portion of word stored in a register.

① Selective - set  
(logic OR)

$$\begin{array}{r|l} 00 & 0 \\ 01 & 1 \\ 10 & 1 \\ 11 & 1 \end{array}$$

② Selective complement

- complements bits in A where there are corresponding 1's in B

$$\begin{array}{r|l} 00 & 0 \\ 01 & 1 \\ 10 & 1 \\ 11 & 0 \end{array}$$

(Ex - OR)

$$\begin{array}{r} 1010 \\ 1100 \\ \hline 0110 \end{array}$$

③ Selective clear

- clears to 0 in A only where there are corresponding 1's in B.

$$\begin{array}{r} A : 1010 \\ B : 1100 \\ \hline 00010 \end{array}$$

( $A = A\bar{B}$ )


④ Mask

- clear A where there is 0's in B.

$$\begin{array}{r} 1010 \\ 1100 \\ \hline 1000 \end{array}$$

(AND)

One stage of Logic ckt




## SHIFT MICROOPERATIONS

- used for serial transfer of data.
  - Types
    - logical
    - circular
    - arithmetic

① \* Logical shift (left) = shl

- transfers O through the serial input.

e.g. 10011000




\* logical Right shift ( shr )

$$\begin{array}{r} \text{eg.} \\ = \end{array} \quad \begin{array}{r} 10011000 \\ \diagup \diagdown \diagup \diagdown \diagup \diagdown \\ 1001100 \\ \hline 1001100 \end{array} \quad \leftarrow \text{ans.}$$

② Circular shift left (csl)



circular shift right (~~as~~  $\text{cir}$ )



$$\text{Ans} = 01001100$$

### ③ Arithmetic shift

- it shifts a signed binary no. to left or right.
- in left, it multiplies the no. by 2
- " right , it divides the no. by 2
- The sign bit remains unchanged .

\* left = ash l

$$\begin{array}{r} 11011001 \\ \backslash \quad \backslash \quad \backslash \quad \backslash \quad \backslash \quad | \\ 10110010 \end{array}$$


= 1011001



\* right = ash r

$$\begin{array}{r} 10011001 \\ \downarrow \quad \backslash \quad \backslash \quad \backslash \quad \backslash \quad | \\ 1001100 \end{array}$$

= 11001100




# ALU

To perform a microoperation, the contents of specified registers are placed in the inputs of the common ALU. The ALU performs an operation and the result of the operation is then transferred to a destination register. The ALU is a combinational circuit so that the entire register transfer operation from the source registers through the ALU and into the destination register can be performed during one clock pulse period. The shift microoperations are often performed in a separate unit, but sometimes the shift unit is made part of the overall ALU.

The arithmetic, logic, and shift circuits introduced in previous sections can be combined into one ALU with common selection variables. One stage of an arithmetic logic shift unit is shown in Fig. 4-13. The subscript  $i$  designates a typical stage. Inputs  $A_i$  and  $B_i$  are applied to both the arithmetic and logic

Figure 4-13 One stage of arithmetic logic shift unit.



units. A particular microoperation is selected with inputs  $S_1$  and  $S_0$ . A  $4 \times 1$  multiplexer at the output chooses between an arithmetic output in  $E$ , and a logic output in  $H$ . The data in the multiplexer are selected with inputs  $S_3$  and  $S_2$ . The other two data inputs to the multiplexer receive inputs  $A_{i-1}$  for the shift-right operation and  $A_{i+1}$  for the shift-left operation. Note that the diagram shows just one typical stage. The circuit of Fig. 4-13 must be repeated  $n$  times for an  $n$ -bit ALU. The output carry  $C_{i+1}$  of a given arithmetic stage must be connected to the input carry  $C_i$  of the next stage in sequence. The input carry to the first stage is the input carry  $C_{in}$ , which provides a selection variable for the arithmetic operations.

The circuit whose one stage is specified in Fig. 4-13 provides eight arithmetic operation, four logic operations, and two shift operations. Each operation is selected with the five variables  $S_3, S_2, S_1, S_0$ , and  $C_{in}$ . The input carry  $C_{in}$  is used for selecting an arithmetic operation only.


Table 4-8 lists the 14 operations of the ALU. The first eight are arithmetic operations (see Table 4-4) and are selected with  $S_3S_2 = 00$ . The next four are logic operations (see Fig. 4-10) and are selected with  $S_3S_2 = 01$ . The input carry has no effect during the logic operations and is marked with don't-care  $\times$ 's. The last two operations are shift operations and are selected with  $S_3S_2 = 10$  and 11. The other three selection inputs have no effect on the shift.

TABLE 4-8 Function Table for Arithmetic Logic Shift Unit

Operation select					Operation	Function
$S_3$	$S_2$	$S_1$	$S_0$	$C_{in}$		
Arithmetic	0	0	0	0	$F = A$	Transfer $A$
	0	0	0	1	$F = A + 1$	Increment $A$
	0	0	1	0	$F = A + B$	Addition
	0	0	1	1	$F = A + B + 1$	Add with carry
	0	0	1	0	$F = A + \bar{B}$	Subtract with borrow
	0	0	1	1	$F = A + \bar{B} + 1$	Subtraction
	0	0	1	0	$F = A - 1$	Decrement $A$
	0	0	1	1	$F = A$	Transfer $A$
logic	0	1	0	0	$F = A \wedge B$	AND
	0	1	0	1	$F = A \vee B$	OR
	0	1	1	0	$F = A \oplus B$	XOR
	0	1	1	1	$F = \bar{A}$	Complement $A$
Shift	1	0	x	x	$F = \text{shr } A$	Shift right $A$ into $F$
	1	1	x	x	$F = \text{shl } A$	Shift left $A$ into $F$

## Levels of Programming Language.

Programming Lang - These are formal constructed languages designed to communicate <sup>inst</sup> to a machine.



### ① Low Level

- Machine code has the least abstraction; processors execute it directly.
- Assembly & high-level code must be translated to machine code.
  - ADD → ADD
  - LOAD → LDE
  - Multiplication → MUL
- Assembly lang are more abstracted.
- They use simple mnemonics

e.g. ADD R2, 10 → converts into hex & executes.

- ② High Level Language
- most like ordinary languages, easier to use. e.g. C++, Python, Ruby
  - They are portable, thus they can be executed on many computers, i.e., no h/w specific code (like low level) is required.
  - More abstract lang. leave more work to be done at runtime, so are much slower to execute.

### Compilation process:

