END TERM EXAMIN

Paper	FIFTH SEMESTER [B.Tech./M.Tech.] December 201 r Code: IT-311 Subject: Digital Design	in Using VHDL
	: 3 Hours Maxin	num Marks :75
	:: Attempt any five questions including Q.no.1 which is	s compulsory.
Q1	a) Differentiate between procedure & function.	(3
	b) Define RTL.	
	c) Write constant declaration for the number of bits in a	32- bit word
	and for the number π (3.14)	(3
	d) Explain implicit and explicit sequencing.	10
	e) What is the difference between 16# 23DF# and X "23D)F". (3
	f) Differentiate between signal and variable.	(3
	g) Define attribute.	
	h) Compare between PAL & PLA structure. Give their app	oncadon.
	4 hit himaguan counter	(6.5
Q2	a) Give VHDL code to design 4 bit binary up counter.	in detail.
	b) Explain behavioral, Data flow and structural modeling	
	44-74101	(6.5
Q3	a) Design 3:8 decoder circuit with VHDL.	(6
	b) Explain delta, transport & Inertial delay with example.	
	1 Machina	(4
24	a) Explain Mealy and Moore Machine.	(4
	b) Explain Block statement.	(4.5
	c) Draw state graph for binary multiplier.	
	c c-11-wing circuit	(6.5
Q 5	a) Write VHDL code for following circuit	
	b) Differentiate between resister Array and RAM. Explain	their generic
	b) Differentiate between resister Array and remaining	(
	architectures.	
		(6.
6	a) Design Half Adder using VHDL.	
	Dismiss design of data contains	
	a) What is micro-programmed controller. Explain structs	are of micro-
_	What is micro-programmed controller. Dispute	(6.
7 2	a) What is micro-programmed controller in brief. programmed controller in brief.	
	programmed controller in brief. b) Explain micro instruction sequencing in brief.	
I	b) Explain most	(6.
	4 bit multiplexer circuit using VIDE.	
3 8	a) Design 4 bit multiplexer circuit using VHDL. a) Design 4 bit multiplexer circuit using VHDL.	
t	a) Design 4 bit multiplexer circuit using virible. b) Design and explain serial adder with accumulator.	
9 V	Write short note:	
8	EDA tools.	(4.
1	Concept of operator	
	VHDL data types.	

(b) SRAM design

END TERM EXAMINATION

FIFTH SEMESTER [B.TECH] NOVEMBER-DECEMBER 2018

paper Code: IT-311 Subject: Digital Design Using VHDL Maximum Marks: 75 rime: 3 Hours Note: Attempt any five questions including Q no.1 which is compulsory. (a) Explain the behavioral and structural modeling in VHDL. (4)(4)(b) Define signal and variables. 01 (c) Explain the use of generic statement in VHDL. (4) (d) What is process statement in VHDL? Explain. (4) (e) What are function and procedure in VHDL? Explain. (4) (f) What is operator overloading in VHDL? Explain. (5)(6) (a) What are the different data types used in VHDL? Discuss. 02 (6.5)(b) Explain about different operator used in VHDL. (12.5)Write a VHDL code for-03 (a) Full Adder (b) 4x1 multiplexer (c) BCD to 7 segment decoder (12.5)Write the VHDL program for-Q4 (a) D-flip flop (b) Synchronous counter (c) 4 bit-Shift Register with PIPO (6)(a) Write VHDL for arithmetic logic unit. (b) What are concurrent and sequential statement in VHDL? Explain. (6.5) Q5 (a) Explain the Moore and Mealy state models and give examples. (6)(b) Write VHDL description of 4-bit carry look Ahead adder. (6.5)Q6 (6)(a) Explain the following terms:-Q7 (i) State Machine (ii) State diagram (iii) State table (iv) State Assignment (b) Write VHDL behavioral model for 32-bit adder. (6.5)(a) Explain the inertial and transport delay model in VHDL. (6) Q8 (b) Write the behavioral model for 4x4 binary multiplier. (6.5)Explain the following:-09 (6)(a) ASM chart (6.5)

(iv) Moore model

Q8

(6.5)

END TERM EXAMINATION

FIFTH SEMESTER [B.TECH.] DECEMBER 2017

Paper Code: IT-311 Subject: Digital Design Using VHDL Time: 3 Hours Maximum Marks: 75 Note: Attempt five questions including Q.No1, which is compulsory. Assume missing data if any:-. (a) Discuss data types of VHDL. 01 (5x5=25)(b) Differentiate between signal and variable. (c) Define RTL. (d) Differentiate between delta, Inertial and Transport delay. e) Explain the process statement with example. (a) Design 5:32 Decoder using a macro of 2:4 and 3:8 decoder. Q2 (8)(b) What is operator overloading? Discuss. (4.5)Q3 (a) Explain Gajski 'Y' chart. (6)(b) Design a 4-Bit adder using a component of full adder. (6.5)

a) Design a 4-Bit up/down Binary Counter using VHDL. 04 (6.5)b) Write VHDL Code for D and T flip flops. (6)

a) Design an universal shift Register using VDHL. 05 (6.5)b) Write VHDL Code for 3 to 8 decoder. (6)

a) Design a FSM of 4-Bit Serial adder. Q6 (6)b) Write VHDL code for 8x1 multiplexer. (6.5)

Q7 Explain: -(12.5)(i) State Table (ii) State diagram (iii) Mealy model

a) Design a FSM of shift-and-add multiplier (6)b) What are various operators used in VHDL? Discuss.

Q9 a) Design a SRAM using VHDL. (6)b) What are sequential and concurrent statement? Explain. (6.5)

END TERM EXAMINATION

FIFTH SEMESTER [B.TECH/M.TECH] DECEMBER 2016 - JANUARY 2017

paper Code: IT-311

Time: 3 Hours

Q6

Q7

Q8

Subject: Digital Design using VHDL Maximum Marks: 60

Note: Attempt any five questions including Q.no.1 which is compulsory.

Select one question for

Select one question from each Unit.

Q1	(a) What is the difference between the literals 16 # 23 DF # and X " 23 DF ". (b) Define attribute.	(2) (2)
	Dofine KIL.	(2)
	A Differentiate between procedure and innerion	(2)
	Crolain lonowing.	(2)
	(i) S' delayed (5 lis)	
	(ii) S' Last active	
	(iii) S' event	


(iv) S' transduction (f) Compare signals and variables. (g) Draw circuit for carry ripple adder. (2) (h) Explain implicit and explicit sequencing. (2) (j) Write VHDL code for signed multiplier.

	OHIC-I	
	(a) Explain Behanard, Data flow and structural modeling in detail.	(5)
Q2	(b) Give VHDL code to design 4-bit binary up counter.	(5)

(a) Design 4-bit multiplexer circuit using VHDL. (5)(5) (b) Explain Microprogrammed controller.

	Unit-II	4-1
	(a) Draw block diagram of 4-bit binary multiplier. Explain it.	(5)
Q4	(a) Draw block diagram of 4-bit bling VHDI	(5)
	(b) Design 2:4 and 3:8 decoder circuit using VHDL.	

(6) (a) Write VHDL code for following circuit:



(b) Write a short note on field programming gate array logic. (FPGAs). (4)

Unit-III

(10) Design FSM of BCD counter.

(a) Explain Delta, Transport and initial delay with example. (5)

(5)(b) Write short note on design of SRAM.

(a) Explain micro instruction sequencing in brief.

(b) Design half adder using VHDL code. How do you implement floating point adder circuit in VHDL.

(5)(a) Explain Mealy-type FSH for serial adder. (5) (b) Explain design of Arbiter.

Q8

Q7

END TERM EXAMINATION

FIFTH SEMESTER [B.TECH/M.TECH] DECEMBER 2015-JANUARY 2016

0-15

paper Code: IT-311 Subject: Digital Design Using VHDL Time: 3 Hours Maximum Marks: 60 Note: Attempt any five questions including Q.no. 1 which is compulsory. Select one question from each Unit. Explain following in brief. Use block diagram when necessary. 01 (a) Explain Gajski's 'Y' chart. (5)(b) Discuss delay in VHDL. (5)(c) Explain RTC. (5)(d) Define signal attribute to VHDL. (5)Unit-I (a) Design a 3:8 Decoder using VHDL. Q2 (4)(b) Design a 5:32 Decoder using a macro of 2:4 and 3:8 decoder with VHDL. (6) (a) Design a full adder using VHDL. Q3 (4) (b) Design a 4-Bit Adder using a macro of full adder with Generate Statement. (6)Unit-II (a) Design a behavioral model of 3-Bit asynchronous counter. Q4 (5)(b) Differentiate between signal and variable. (5)(a) Design a 4-Bit serial-in-serial-out shift Register. Q5 (5) (b) Design a S-R flip flop using VHDL. (5)Unit-III Design a 4-Bit serial Adder using VHDL. Q6 (10) Q7 Explain state diagram of 4 x 4 Bit multiplier circuit. (10)Unit-IV

P

Explain design of Bus architecture using MUX.

Design a RAM using VHDL.

(10)

(10)

END TERM EXAMINATION

FIFTH SEMESTER [B.TECH./M.TECH.] DECEMBER 2014- January 2015

Paper Code: IT311

Subject: Digital Design Using VHDL

Time: 3 Hours

Maximum Marks:60

Note: Attempt any five questions including Q.no.1 which is compulsory. Select one question from each unit.

(a) Briefly outline the purpose of following VHDL modeling constructs:-Q1

(i) Entity Declaration (ii) Process statement

(b) Write variable declaration for a counter, initialized to 0; a status flag used to indicate whether a module is busy and a standard-logic value used to store a temporary results.


(c) Write a Wait Statement that suspends a process until a signal "ready" changes to '1' or until a maximum of 5ms has elapsed.

(d) Define state machine.

(5x4=20)

UNIT-I Q2

(5)



(b) Write an entity declaration and a behavioural architecture body for a twoinput multiplexer with input parts 'a', 'b' and 'set' and an output port 'z'. If the set input is '0' the value of 'a' shold be copied to 'z', otherwise the value of 'b' should be copied to 'z'. Write a VHDL code to implement the circuit. (5)

(a) Explain Generic and blocks construct. Q3

(5)(5)

UNIT-II

(b) Design an 8:1 MUX using with-select statement.

- (a) Write an 'if' statement that sets a variable 'odd' to '1' if an integer 'n' is odd, **Q4** or to '0' if it is even.
 - (b) Write a loop statement that samples a bit input 'd' when a clock input 'clk' changes to '1'. So long as 'd' is 'zero', the loop continues executing. When 'd' (5)is '1' the loop exits.

OR

(a) Differentiate between signal and variable. Q5

(5)

(b) Design a binary asynchronous counter.

(5)

UNIT-III Design and explain serial Adder suing FSM. Q6

(10)

Q7 Explain RTL.

(10)

UNIT-IV Q8 Design and explain Shift-And-Add Multiplier.

(10)

Q9 Explain Delta, Inertial and transport delay with example. (10)

END TERM EXAMINATION

FIFTH SEMESTER [B.TECH/M.TECH] DECEMBER 2013

paper Code: IT-311

Subject: Digital System Design

using VHDL

Time: 3 Hours

Maximum Marks:60

Note: Attempt any five questions, including Q.no.1 is compulsory. Select one question from each Unit.

0.No.1 (a) Discuss design flow and synthesis process in VIIDL.

(b) What are the Moore and Mealy machines? Compare them.

(5*4=20)

(c) What is process statement and how it is used in VHDL? Give example.

(d) What is a resolution function in VHDL? Discuss.

(e) What is port mapping? How port mapping is used in VIIDL language?

UNIT-I

O. No. 2 (a) Discuss different data types used in VHDL? Explain with examples. (5)

(b) What is meant by operator overloading? Give an example.

Q. No.3 Write VHDL codes for 2: 4 decoder and 4:1 multiplexer using behavioral

(10)modeling style.

UNIT-II

Q. No.4 Write down the truth table and VHDL code for the 4-bit up/down counter. Draw the circuit and output waveforms.

Q. No.5 Write down the truth table and VHDL code for the 4-bit left to right shift register. Draw the circuit and output waveforms.

UNIT-III

Q. No.6. Write state table and draw the state diagram for D flip-flop, I flip flop, JK flipflop. Also write the VHDL code for these flip-flops.

Q. No.7 Design a clocked sequential circuit and that operates according to the given state

table. Use D flip flops. Also write the VHDL code. (10)

Present state	Input	Next	Output
(AB)	(X)	state(AB)	(Y)
00	0	00	0
00	1	01	1
01	0	10	0
01	1	01	0
10	0	10	0
10	1	11	T i
11	0	11	0
11	1	00	0

UNIT-IV

Q. No. 8 (a) Explain the inertial and transport delay model in VHD1...

(5)

(b) How can a multiplier circuit be defined in synthesis?

(5)

Q. No.9 Explain in detail the ASM technique of designing a sequential circuit.

(10)

Q7

a 60Hz clock is available.

END TERM EXAMINATION

FIFTH SEMESTER [B.TECH./M.TECH.]- DECEMBER 2010

Subject: Digital System Design Using VHDL Paper Code: IT311 Paper ID: 15311 Maximum Marks: 60 Time: 3 Hours Note: Attempt any five questions including Q.1 which is compulsory. (a) What is Behavioral and structural modeling? Give example using Q1 (b) Give the declaration and specification of user defined attributes. Full subtractor. Give an example using enumerated encoding. (c) Compare Moore and Melay state model. Give example using a serial adder. (d) What is GENERIC? Design a generic parity detector. (4x5=20)(e) Give the VHDL code for designing signed comparator. (a) Which standard gave standardization to VHDL language? Give the summary of VHDL design synthesis using a block diagram. (3) Q2 (4)(b) Give VHDL code for binary to grey code converter. (c) Compare Array, Port array and Records. Give VHDL code in (3)support of your statements. (a) Can addition between data type of BIT is possible? How do you allow addition between value of type BIT_VECTOR? Explain by Q3 giving example. Use the same technique to add an integer to a binary 1 bit number. Give VHDL code for the same. (b) Design and implement an Arithmetic logic unit using multiplexer. (6)Write the VHDL code for it. (2) (a) What is PROCESS? Design a DFF using PROCESS. (b) Write VHDL code for 8-bit unsigned carry ripple adder. (6) 04 (c) Explain the role of GENERATE statement in VHDL. (2)(a) Compare Inertial Delay, delta delay and Transport delay. Give (3) Q5 (b) Design a circuitry for a RAM with separate input output data (7)buses. Give VHDL code for the implementation. (5+5)Write VHDL program for any two of the following;-06 (a) Signed Multiplier (b) 8-bit register (c) Floating point adder (d) BCD counter Using the FSM approach design a traffic light controller. Assume that (10)

04/103/284