

Comp. Architecture

— / —

Signed & Unsigned number

8 bits : 0 to 256 (256 different no's)
 $\therefore 2^8 = 256$

Signed bits : Most significant bit is used to represent +ve or -ve.

Range -1 to -128 \swarrow significant bit

0 to 127

Other way is to take 2's complement of a no to get it's -ve counterpart.

e.g. +5 : 00000101

101111111011

\rightarrow Go from right to left & start changing 0 to 1 & 1 to 0 after the first 'one'.

* IEEE Standard : 754 floating Point no representation

- fixed point : 25.75
- Floating point : $\pm 25.75 \times 10^{\pm 15}$ (for small & very large value)

* Storage layout :

IEEE floating point no's have 3 basic components.

The sign, the exponent & the mantissa.

sign \leftarrow $\frac{1}{\pm} \cdot 1.25 \times 10^{\pm 15}$ \rightarrow Exponent
 \swarrow mantissa

The Mantissa is composed of a fraction & implicit leading digit.

1.25
.....
leading point fraction

1 / 1

~~32 bit~~

~~64 bit~~

	Sign	Exponent	Fraction	Bias
Single Precision	1[31]	8[30-23]	23[22-00]	127
Double Precision	1[63]	11[62-52]	52[51-00]	1023

* Note : Bias is always added in exponent.

$$\text{e.g. } \frac{-123}{10} \rightarrow \frac{-123+127}{10} = 4$$

* Note : In fraction, the leading bit is always '1' thus it is not stored in the system.
All the 23/52 bits go to decimal part.

$$\text{e.g. } 1.1101 \times 10^4 \quad 1.000101001 \times 10^{15} \dots$$

Q. Convert to IEEE 754 standard
 $(37.5)_{10}$

S1 convert to binary

$$(100101.1)_2 \Rightarrow 1.001011 \times 2^5$$

S3 sign: 0

$$\text{Exponent: } 5 + 127 = 132 = (10000100)_2$$

Fraction: 001011

31	0	10000100	001011000....	00
S4	sign	Exponent		fraction

→ -78.25

$$\begin{array}{l} \text{S1} \\ 78 \rightarrow 1001110 \\ 0.25 \rightarrow 0.01 \end{array} \rightarrow 1.00111001 \times 2^6$$

Step-3 sign : 1

Exponent: $6 + 127 = 133 = (10000101)_2$

Fraction : 00111001

31

10

1	10000101	0011100100 00
---	----------	---------------------

* Register Transfer & Micro Operations :-

- A digital system is an interconnection of digital H/w modules. The modules are constructed from digital components such as registers, decoders, arithmetic elements & control logic.
- Various modules are interconnected with common data & control paths to form a digital comp. system.

* Micro Operations :-

- Registers contain the data.
- The operations executed on data stored in registers are called micro operations.
- The result of operations made, replace the previous binary info. of register or may be transferred to another register.
- Example:
 - Shift , - count , - clear , - load

* Register Transfer :-

- Different types of Register in basic Computer.

① MAR : Memory Address Register

② PC : Program Counter

↳ Stores the address of next instance
to be executed

③ IR : Instruction Register

↳ stores instructions for operation

④ $R_1, R_2, R_3 \dots$: Registers to store basic information
(Processor Registers)

- The information transferred from one register
to another, designated in symbolic form
by replacement operators.


- It denotes a transfer of the content of
register R_1 to R_2 .

e.g. $R_2 \leftarrow R_1$

- Representation :

R ₁

 8 bit Register



* Error Detection Codes

- detect any change in binary representation / transmission of data.
- Detect only change in single bit.
- An Error detection code that detects digital error during the transmission
- The error is occurred due to external noise during transmission that could change bits from $0 \rightarrow 1$ or $1 \rightarrow 0$

* Parity Bit

A parity bit is an extra bit include with a binary message to make total number of 1's in binary value = 0's in binary value.
It is most common EDC

A message of 3 bit and 2 possible parity bits is shown in table

Even & odd

Message	P(odd)	P(even)
0 0 0	1	0
0 0 1	0	1
0 1 0	0	1
0 1 1	1	0
1 0 0	0	1
1 0 1	1	0
1 1 0	1	0
1 1 1	0	1

Parity (odd) make no. of one (1) in binary representation odd

* Parity Generator



At the sending end, A message is applied to parity generator where parity bit is generated.

* Parity Checker

At the receiving end, All the incoming bits are applied to a parity checker that checks the proper parity adopted.

Ex. consider a 3 bit message to be transmitted with an odd parity bit, the circuit diagram is shown

(odd parity)



NOTE

Parity checker value = 1 when error occurs

*

MEMORY UNIT

- A memory unit is a collection of storage cells that store one bit together with associated circuit needed to invoke the transfer info. in and out of storage
- The memory stores binary info. in group of bits ~ called word
- A Group of 8 bit is called byte
- The internal structure of memory unit is specified by the no. of words it contains & no. of bits in each word.
- The each word in memory is assigned an identification no. called an memory address started from 0 to 2^{R-1} where R = no. of address line
- 1024 words memory require 10 address line slices ($2^{10} = 1024$)

K is equal to 2^{10}

$$M \text{ (Mega)} = 2^{20}$$

$$G \text{ (Giga)} = 2^{30}$$


$$2M = 2^{21}$$

$$64K = 2^{16}$$

$$4G = 2^{32}$$


→ 2 Major types of Memory

- RAM - In Ram, memory cells can be accessed for the information transfer from any desired random location. The process of locating a word in the memory is the same and required equal amount of time.



$$\begin{aligned} 1 \text{ word} &= 16 \text{ bits} \\ 2^k \text{ word} &= 2^4 * 2^k \text{ bits} \end{aligned} \quad \left. \begin{array}{l} \text{Memory} \\ \text{needed} \end{array} \right\}$$


- ROM - A ROM is a memory unit that performs the read operations only this implies that the binary info. stored in the ^{ROM} is made ~~perman~~ permanent during hardware produced during manufacturing.




- ROM does not need "Read", "write" control line

* Control Function

- A control function is a boolean variable i.e., equal to 0 or 1.
- The control funcn is included in the stmt. as follow
- $P : R_2 \leftarrow R_1$
- Transfer operation is executed by the H/w only if $P=1$
- Block diagram of control funcn :



- Timing Diagram - when an "op" is performed




The eff

Resistor R_2 has low ip that activated by the control variable P .

* BUS

Bus consist of common lines: One for each bit of the resistor to which binary info. is transferred one at a time.




Data on bus


<u>S₂</u>	<u>S₁</u>	<u>Data on bus</u>
0	0	A ₃ A ₂ A ₁ A ₀
0	1	B ₃ B ₂ B ₁ B ₀
1	0	C ₃ C ₂ C ₁ C ₀
1	1	D ₃ D ₂ D ₁ D ₀

* Three State Bus Buffer :-

- A Bus system can be constructed with three state gate instead of MUX.
- A Three state gate is a digital circuit that executes 3 states.
- Two states are 0 or 1.
- 3rd state is high impedance.
- In high impedance state we have like open circuit.



2⁴
Decoded



S_1	S_2	
0 0	0	A ₀
0 0	1	B ₀
1 0	0	C ₀
1 1	1	D ₀

* MEMORY TRANSFER :-

Read : $\xleftarrow[\text{Register}]{\text{Data}}$ Memory [Address] Register

Write : Memory [Address] $\xleftarrow[\text{Register}]{}$ Register

* TYPES OF MicroOperations (MO)

- Register Transfer Micro operations.
- Arithmetic MO
- Logic MO
- shift MO

The Basic MO are e.g. -

- Addition
- subtraction
- increment
- decrement

① $R_3 \leftarrow R_1 + R_2$

Desc

The content of R_1 plus R_2 transfer to R_3

② $R_3 \leftarrow R_1 - R_2$

The content of R_1 minus R_2 transfer to R_3

③ $R_2 \leftarrow \overline{R_2}$

The 1's complement of content of R_2 is replaced by its own.

④ $R_2 \leftarrow \overline{\overline{R_2}} + 1$


The 2's complement of " " " "

⑤ $R_1 \leftarrow R_1 + 1$

The content of increased by 1


⑥ $R_2 \leftarrow R_2 - 1$

* FOUR BIT BINARY ADDER



FA: Full Adder

* FOUR BIT BINARY SUBTRACTOR - ADDER



When $M=0$ CKT = Adder

$M=1$ CKT = Subtractor


$$S_0 = A_0 + (\bar{B}_0 + 1) = A_0 - B_0$$

$$B \oplus 0 = B \rightarrow A_0 + B_0 + 0 = A_0 + B_0$$

$$B \oplus 1 = \bar{B} \rightarrow A_0 + B_0 + 1 = A_0 - B_0$$

$$\boxed{S = A_0 + B_0 + M}$$

*



select $s_1 \ s_0 \ cin$	input (Y)	$O/P \ D = A + Y + cin$	Mic. op?
0 0 0	B	$D = A + B$	Add ⁿ
0 0 1	B	$D = A + B + 1$	Add with carry
0 1 0	\bar{B}	$D = A + \bar{B}$	Sub ⁿ with Borrow
0 1 1	\bar{B}	$D = A + (\bar{B} + 1) = A - B$	Sub ⁿ
1 0 0	0	$D = A + 0 + 0$	Transfer A
1 0 1	0	$D = A + 1$	Increment A
1 1 0	-1	$D = \text{overflow } A - 1$	Decrement A
1 1 1	-1	$D = A \text{ underflow}$	Transfer A

if All Bit == 1 then value is -1

* LOGIC MICRO-OPERATION

Logic MO specify Binary operation's for fomer for string of the bits stored in Registers.


Truth Table for 16 functions of two variables

x	y	F_0	F_1	F_2	F_3	F_4	F_5	F_6	F_7	F_8	F_9	F_{10}	F_{11}	F_{12}	F_{13}	F_{14}	F_{15}
0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1
0	1	0	0	0	0	0	1	1	1	0	0	0	0	1	1	1	1
1	0	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1

Boolean Function	Micro optn	Name
$F_0 = 0$	$F \leftarrow 0$	clear
$F_1 = xy$	$F \leftarrow A \wedge B$	AND
$F_2 = xy'$	$F \leftarrow A \wedge \bar{B}$	-
$F_3 = xy' + xy = x$	$F \leftarrow A$	Transfer A
$F_4 = x'y$	$F \leftarrow \bar{A} \wedge B$	
$F_5 = x'y + xy = y$	$F \leftarrow B$	Transfer B
$F_6 = x'y + xy' = x \oplus y$	$F \leftarrow A \oplus B$	XOR
$F_7 = x + y$	$F \leftarrow A \vee B$	OR
$F_8 = \bar{x} \cdot \bar{y} = \bar{x} + \bar{y}$	$F \leftarrow \bar{A} \vee \bar{B}$	NOR
$F_9 = \bar{x} \oplus y$	$F \leftarrow \bar{A} \oplus B$	EX-NOR
$F_{10} = \bar{y}$	$F \leftarrow \bar{B}$	
$F_{11} = x + y'$	$F \leftarrow A \vee \bar{B}$	
$F_{12} = x'$	$F \leftarrow \bar{A}$	
$F_{13} = x' + y$	$F \leftarrow \bar{A} \vee B$	
$F_{14} = \bar{x}y$	$F \leftarrow \bar{A} \wedge B$	
$F_{15} = 1$		

* Hardware Implementation of Logic MO

- There are 16 MO. Most computers use only four AND, OR, XOR, complement. From which all can be derived.



* Shift Micro Operations :-

- 1) Logical shift - A logical shift is one that transfers 0 to the ~~se~~ through the serial I/O

$$z = \boxed{1 \mid 0 \mid 1 \mid 1}$$

$$\text{left shift} = z \ll 1 = \cancel{z} \times 2^1$$


$$\text{right shift} = z \gg 1$$

$z \ll 1$	<table border="1"> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> </tr> </table>	0	1	1	0
0	1	1	0		
$z \gg 1$	<table border="1"> <tr> <td>0</td> <td>1</td> <td>0</td> <td>1</td> </tr> </table>	0	1	0	1
0	1	0	1		

The most significant
is lost in (\ll)


2. Circular shift

It circulates the bits of the register around the two ends w/o loss of info.



3. Arithmetic shift :-

- It is a micro operation that shift a signed binary no' to the left or right.




- * sign bit (does not move)
- * R_{n-2} to R_0 hold the number

Symbolic Designation	Description
$R \leftarrow \text{shl}R$	shift left Register R
$R \leftarrow \text{shr}R$	shift right Register R
$R \leftarrow \text{cisl}R$	circular shift left Register R
$R \leftarrow \text{cirs}R$	" " right " "
$R \leftarrow \text{ashl}R$	arithmetic shift left Register R
$R \leftarrow \text{ashr}R$	" " right " "

4 Bit Combinational CKT shifter :-

serial i/p
(I_R)



select -0 for shift right
select -1 for shift left

A_0


A_1

A_2

A_3


serial i/p

(I_L)



function Table

select (S)	output
0	H_0, H_1, H_2, H_3 I_R, A_0, A_1, A_2
1	A_1, A_2, A_3, I_L



H_3

(A)

Timing and Control

The timing of all registers are on the basis computer is controlled by Master clock generator.

The clock pulse are applied to all flip flops and registers in the system.

The control signals are generated in controlled unit & provides control I/P for multiplexers in common bus.


control I/P in processor registers and micro operations for accumulator.

2 Major control org

- Hard wired control
- Micro programmed control

1.) Hard wired : The control logic is implemented with logic gate, flip flop, decoders & other digital circuits


2.) Micro Program : The control I/P info is stored in control memory. The control memory is a program to initiate the seq. sequence of micro operations.



Instruction Cycle


The memory unit of computer consist of seq. of instructions. The program is executed in comp. by going through a cycle for each instruction.

1. Fetch an instruction from memory
2. Decode the instructions
3. Fetch operand
4. Execution of instruction



I/O Configuration



The I/P device is the keyboard and O/P device is printer. They send & receive the data consecutively. The data is alphanumeric & 8 bit in size.



(*) INTERRUPT

The external device informs the computer when it is ready for the transfer. In the meantime, the computer can be busy with other task. This type of transfer uses interrupt facility.

$R = 0$ Instruction cycle $R = 1$ Interrupt Cycle



Design of Basic Computer

basic comp. consist of hardware:

1. Memory Unit with 4096 words of 16 bit each
2. 9 Registers
 - AR, PC, AC, IR,
 - TR, OUTR, INPR,
 - SC, DR
3. Seven Flip Flops: I, S, E, R, IEN, FGI, FGO,
4. Two decoders:
 - 3 × 8 operation decoder
 - 4 × 16 timing decoder
5. A 16 bit common bus:
6. control logic Gate
7. Adder & logic CRT connected to the o/p of accumulator.


Block Diagram:


Power on /

Reset crt

clock

'I/P device





④ MICRO - PROGRAM - CONTROL - UNIT

- The function of control unit in a digital system is to initiate sequences of the micro-instr's. It may be hardware or micro hardwired or micro-program
- A control unit whose control signals are generated by hardware is called hardwired control unit
- If the CU whose binary control variable are stored in memory is called micro program CU.
- A memory that is part of the CU is referred to as a control memory
- The control memory address Reg. specifies the address of micro instruc' & the control data register hold the micro instruc's read from memory.

Once the microoptn's are executed, the control must determine the next address.

The next address generator is sometimes call a micro program sequential sequencer.


(*) ADDRESS SEQUENCING :

Routine : A group of micro instructions i.e, stored in control memory


Mapping : Transformations form the instr code bits to an address in control memory where routine is located is referred to as mapping

(*) The address sequencing capabilities required in a control memory are:

1. Increasing of the control address register.
2. Unconditional / conditional branch depending on status ~~status~~^{bit} conditions.
3. A memory process from the bits of the instruction to an address from control memory.
4. Facility for subroutine and written or called
5. A block diag of a control memory & associated hardware needed for selecting next micro instrn' address.



The bits of the micro instruction are usually divided into fields with each field defining a distinct separate function.





Control Processing Unit (CPU)

The part of computer that performs the bulk of data processing operations is called CPU


Major Components

1. ALU
2. Register set
3. Control Unit

- The Register set stores intermediate data used during the execution of instructn.
- The ALU performs the required micro operations for executing the instructn.
- The CU supervises the transfer of information among registers

① General Register Org.

3	3	3	5
SEL A	SEL B	SEL D	OPR



* Stack Org.

Stack is a storage device that stores info. in such a manner that the item stored last is the first out (LIFO).

The Register that hold the address for stack is called stack pointer. It always point to the topmost point of the stack.

operations:

- 1. Push
- 2. Pop

FULL EMPTY

S Pointer

address
↙
63

63

C	B
B	2
A	1
	0

Initially

$$SP = 0$$

$$EMPTY = 1$$

$$FULL = 0$$

~~3 Orgs~~

1. Single accumulator Org.
2. General Register Org.
3. Stack Org.

1.) All opⁿ in accumulator type org. are performed with inclined accumulator reg. The instrⁿ format in this type of computer uses 1 address bit

$$\bullet AC \leftarrow AC + \text{Memory}[x] \quad \{ ADD: x \}$$

2.) The instrⁿ format in general register type org. needs three address register fields.

$$\bullet R_1 \leftarrow R_L + R_3$$

$$\{ ADD, R_1, R_2, R_3 \}$$

$$\bullet ADD, R_1, R_2 \quad \{ R_1 \leftarrow R_2 + R_1 \}$$

3. The stack org. have push and pop instrⁿ which require 1 address field but opⁿ type instrⁿ do not need an address field

— / —

Three Address Instⁿ

e.g. $x = (A+B) * (C+D)$

General
Registers
Org.

ADD R_1, A, B

ADD R_2, C, D

MUL x, R_1, R_2

Two Address Instruction

$x = (A+B) * (C+D)$

MOV R_1, A : $R_1 \leftarrow M[A]$

ADD R_1, B : $R_1 \leftarrow R_1 + M[B]$

MOV R_2, C : $R_2 \leftarrow M[C]$

ADD R_2, D : $R_2 \leftarrow R_2 + M[D]$

MUL R_1, R_2 : $R_1 \leftarrow R_1 * R_2$

MOV x, R_1 : $x \leftarrow R_1$

One Address Instruction :

$x = (A+B) * (C+D)$

LOAD A : $AC \leftarrow M[A]$

ADD B : $AC \leftarrow AC + M[B]$

STORE T : $M[T] \leftarrow AC$


LOAD C : $AC \leftarrow M[C]$

ADD D : $AC \leftarrow AC + M[D]$

MUL T : $AC \leftarrow AC * M[T]$

Zero Address ~~Register~~ Instruction

$$X = (A+B) * (C+C+D)$$



ADDRESS MODE :

The addressing mode specifies the rule for interpreting or modifying the address field of the instr before the operand is actually referred.

The Instr format with mode field is

OPCODE	MODE	ADDRESS
--------	------	---------

Diff. Addressing Mode

Implied mode: The operands are specified implicitly in the definition of the instr (zero addressing field)

E.g. Complement of AC

2. Immediate Mode

OPCODE	MODE	OPERAND
--------	------	---------

In this, the operand is specified in the instr itself. In other word, an immediate mode instr has an operand field rather than an address field.

3. Register Mode :

In this, the operands are in registers that ~~are in CPU~~ reside within a CPU.

4. Register Indirect Mode :

In this, Reg instr specify a register in CPU whose contents the address of operands in memory.

5. Direct Address Mode

In this, the effective address is equal to the address part of instr

6. Indirect address mode

In this, the address field of instr gives the address where the effective address is stored in Memory.

7. Relative Address mode

In this, the content of program counter is added to the address part of instr in order to obtain effective address.

8. Index Address Mode

In this, the content of index reg. is added to the address part of inst to obtain effective address.

9. Base Register Addressing Mode

In this mode, the content of base register added to the address part of the instruction to obtain effective address.

Address	Memory	
200	Load to AC Mode	
201	Address = 500	
202	:	Pc 200
		R 400
		xR 100
399	4500	AC
400	700	
	:	
570	800	
	:	
600	900	
	:	
702	325	
	:	
800	300	

Address Mode	Effective Addr.	Content of AC
1. Direct Address	500	800
2. Immediate Operand	201	500
3. Indirect Address	800	300
4. Relative Address	702	325
5. Indirect Address	600	900
6. Register	-	400
7. Reg. Indirect	400	700