END TERM EXAMINATION

| | | SIXTH SEMESTER [B.TECH] MAY-JUNE 2018 | | |
|------|-------|---|----------------|-------------------------|
| pape | r Coc | de: IT 302 | ocessor | |
| rime | | | Marks: | <i>75</i> |
| | No | te: Attempt five questions in all including Q. No. 1 whice compulsory. Select one question from each unit. | h is | |
| Q1. | a) | swer the following questions: While 8086is executing a divide instruction which causes a zero-error and a rising edge of NMI signal is received at the s Explain whether a type-0 or type-2 interrupt service proced- executed. | same tir | ne. be |
| | b) c) | What are different addressing modes in 8086? Explain the assembler directives EXTRN, EQU, EVEN. Use 8086 string instructions to write an assembly languag | re nrogr | (3) (3) (3) am |
| | e) : | to match a password string. Explain mode, command and status words of 8251 and the serial communication. | | (3) |
| | | Explain the conditional jump instructions JAE, JPO, JLE a 8086 microprocessor. Explain 8-bit and 16-bit signed division instructions in 8086 | | of (4) (6) |
| | 81 | | | |
| | | <u>Unit-I</u> | -iston s | i <i>a</i> 0 |
| Q2. | clo | scuss evolution of 8086 to Pentium Processors in terms of reack speeds, bus widths, memory access and instruction set of salient architectural features. | capabilit | ties 2.5) |
| Q3. | Dra | raw the pin-out of 8085 microprocessor and explain the chitecture and instructions of 8-bit microprocessor 8085. | e inter (12 | nal 2.5) |
| | | Unit-II | | |
| Q4. | a) | What is the purpose of Direction and Trap flag in 8086? | | (2) |
| | b) | Explain the advantage of segment: Offset approach for memory in 8086 microprocessor. | access | (2) |
| | c) | Explain the function of following 8086 pins. i) HOLD/HLDA ii) BHE iii) ALE | | (5) |
| | | iv) INTR/INTA v) Ready | | |
| | d) | demultiplex or derived. | • | 0.0 |
| Q5. | a) | Draw memory read and memory write cycle timing of maximum mode operation of 8086. | liagram | for (8 |
| 13 | bl | Compare 8086 and 8088 microprocessors. | (| 4.5 |

1 T-302

P.T.O.

| | | Unit-III | |
|------------|----|--|--------------|
| Q6. | • | Write an 8086 Assembly Language Program to find number of posend negative integers from a list of signed integers. | (3) |
| | b) | If register AX=1001H and register DX=20FFH, what will be contents of flag register bits Carry (C), Auxiliary Carry(C), significant contents of flag register bits Carry (C), Auxiliary Carry(C), significant contents of flag register bits Carry (C), Auxiliary Carry(C), significant contents of flag register bits Carry (C), Auxiliary Carry(C), significant contents of flag register bits Carry (C), Auxiliary Carry(C), significant contents of flag register bits Carry (C), auxiliary Carry(C), significant contents of flag register bits Carry (C), auxiliary Carry(C), significant contents of flag register bits Carry (C), auxiliary Carry(C), significant contents of flag register bits Carry (C), auxiliary Carry(C), significant contents of flag register bits Carry (C), auxiliary Carry(C), significant contents of flag register bits Carry (C), auxiliary Carry(C), significant contents of flag register bits Carry (C), auxiliary Carry(C), auxiliary Car | the n(S). |
| | | Zero(Z) and overflow (O) after ADD AX, DX executes. What wi | ll be (3) |
| | c) | contents of AX and DX register? Write a sequence of 8086 assembly language instructions that | clear |
| | | that the leftmost three bits of DH register without changing remainder of DH and store the result in BH register. | (2) |
| | d) | Write an 8086 Assembly Language Program to compare whether | two (4.5) |
| Q7. | a) | What is the difference between AND and TEST instruction in 8086 | 5? (2) |
| | b) | What condition(s) will terminate the repeated string instruction (SP) with the repeated string (SP) with the | ction (2) |
| | c) | With suitable examples illustrate the difference register relative | |
| | d) | base plus index addressing modes. What is an emulator and debugger? | (6) (2.5) |
| | | <u>Unit-IV</u> | |
| Q8. | | | (2.5) |
| | | Explain the various status bits of status register of numeric processors. | essor (5) |
| | c) | Explain following instructions of 8087 numeric processor. i) FLD | (5) |
| | | ii) FST | |
| | | iii) FSQRT iv) FCOM | |
| | | v) FABS | |
| ∩ 9 | T. | Typloin signal definitions for ooss as | |
| | н | Vnlain signal definitions for OCE as . | |

Q9. Explain signal definitions for 8255 Mode 1 strobed input and Model strobed output operations and how these signals can be used to interface a keyboard and printer. (12.5)
