## RTL CODING

#DAY2 Yash Ekhande

**Aim** - To make a 4 Bit Ripple Adder using module instantiation **CODF** 

## MODULE INSTANTIATION (for checking Full adder module pls check my Day1 code)

```
`timescale lns / lps
2 - module RPA(
         input [3:0] a,
 4
        input [3:0] b,
       input c,
        output [3:0] sum,
 7
       output cout
 8
       );
9 :
        wire cl,c2,c3;
10
        FA gate d0(a[0],b[0],c,sum[0],cl); //INSTANTIATION OF FULL ADDER
11
        FA_gate dl(a[1],b[1],cl,sum[1],c2);
12
         FA gate d2(a[2],b[2],c2,sum[2],c3);
13
         FA_gate d3(a[3],b[3],c3,sum[3],cout);
14 endmodule
```

## **TESTBENCH**

```
1 🖨
         module RPAtb;
 2
         reg [3:0] p;
 3
         reg [3:0] q;
 4
         reg r;
 5 ¦
         wire [3:0] Ans;
 6
         wire car;
 7
         RPA hl(p,q,r,Ans,car);
8 :
         integer i, j; //data type declaration for loops\
9 🗇
         initial begin
     O p=4'b0000; //initial value declration(p,a)
10
11
     q=4'b00000; //initial value declration(q,b)
     0
12
         r=1'b0; //initial value declaration of c
     \circ
13
         #50;
14 ⊡ 🔘
         for(i=0;i<16;i=i+1) //changing values from 0 to 16 of a/p
15 🖨
            begin
16 ; O
             p=p+1; //acts as counter
17 🖯 🔘
             for(j=0;j<16;j=j+1) // changing values for 0 to 16 of q/b
18 🗇
             begin
19 : O
                 q=q+1;
     \circ
20
                 #45;
21 🗀
             end
22 🖨
         end
23 🗀
         end
24 🖨
         endmodule
25 ;
```

## **WAVEFORM**



