# ${\bf Lab}~{\bf 4}~{\bf Report}$

Group 3 - Session 203

### Yashashwin Karthikeyan

LS203\_T03\_Lab4\_REPORT\_Yashashwin\_Karthikeyan

#### Top level file: LogicalStep\_Lab4\_top.vhd

```
-- Section 203
   -- Group 3: Yashashwin Karthikeyan and Roozbeh Ali
  LIBRARY ieee:
   USE ieee.std_logic_1164.ALL;
   USE ieee.numeric_std.ALL;
   ENTITY LogicalStep Lab4 top IS PORT (
     clkin_50: in std_logic; -- The 50 MHz FPGA Clockinput
     pb_n: in std_logic_vector(3 downto 0); -- The push-button inputs (ACTIVE LOW)
10
     sw: in std_logic_vector(7 downto 0); -- The switch inputs
     leds: out std_logic_vector(7 downto 0); -- for displaying the the lab4 project details
12
     seg7 data: out std logic vector(6 downto 0); -- 7-bit outputs to a 7-segment
     seg7_char1: out std_logic; -- seg7 digi selectors
14
                       std_logic; -- seg7 digi selectors
     seg7_char2: out
15
16
17
     -- Temporary Signals for Waveform Analysis, Must be Commented Out for Board Flashing
18
19
20
     sm_clken: out std_logic; -- Clock enable from the clock generator
21
     blink_sig: out std_logic; -- Blinking signal from the clock generator
22
     NS_green: out std_logic; -- Green color for NS
23
     NS_amber: out std_logic; -- Amber color for NS
24
     NS red: out std logic; -- Red color for NS
25
     EW_green: out std_logic; -- Green color for EW
26
     EW_amber: out std_logic; -- Amber color for EW
27
     EW_red: out std_logic -- Red color for EW
   ); END LogicalStep Lab4 top;
29
31
32
   ARCHITECTURE SimpleCircuit OF LogicalStep_Lab4_top IS
33
     component segment7_mux port (
34
       clk: in std_logic := '0';
35
       DIN2: in std_logic_vector(6 downto 0); --bits 6 to 0 represent segments G,F,E,D,C,B,A
36
       DIN1: in std_logic_vector(6 downto 0); --bits 6 to 0 represent segments G,F,E,D,C,B,A
37
       DOUT: out
                  std_logic_vector(6 downto 0);
38
       DIG2: out
                   std_logic;
39
       DIG1: out
                 std_logic
40
     );
41
     end component;
42
43
     component clock generator port (
44
       sim_mode: in boolean;
       reset: in std_logic;
46
       clkin: in std_logic;
47
       sm clken: out std logic;
48
       blink: out std_logic
     ); end component;
50
51
     component pb_filters port (
52
```

```
clkin: in std_logic;
53
        rst_n: in std_logic;
54
        rst n filtered: out std logic;
55
        pb_n: in std_logic_vector (3 downto 0);
        pb_n_filtered: out std_logic_vector(3 downto 0)
57
      ); end component;
59
      component pb_inverters port (
60
        rst n: in std logic;
61
        rst: out
                    std_logic;
62
        pb_n_filtered: in std_logic_vector (3 downto 0);
63
        pb: out std_logic_vector(3 downto 0)
64
      ); end component;
65
66
      component synchronizer port(
        input: in std_logic;
68
        global_clock: in std_logic;
        reset: in std_logic; -- sync reset
70
        output: out std_logic
      ); end component;
72
73
      component holding_register port (
74
        clk: in std_logic;
        reset: in std_logic;
76
        register_clr: in std_logic;
        din: in std_logic;
        dout: out std_logic
      ); end component;
80
81
      component State_Machine port (
82
        clk_input, reset, clk_en, blink_seg: IN std_logic;
83
        ns_button, ew_button: IN std_logic;
84
        ns_green, ns_amber, ns_red: OUT std_logic;
85
        ew_green, ew_amber, ew_red: OUT std_logic;
        display_state: OUT std_logic_vector(3 downto 0);
87
        ns_regclear, ew_regclear: OUT std_logic;
        ns crosslight, ew crosslight: OUT std logic
89
      ); END component;
91
      -- set to FALSE for LogicalStep board downloads
93
      CONSTANT sim_mode: boolean := TRUE;
95
      -- Active high reset button after filtering,
      -- filtered reset button, and the synchronous reset after its input syncher
97
      SIGNAL rst, rst_n_filtered, synch_rst: std_logic;
98
99
      -- Temporary signal to map to the blink signal output from the clock generator
100
      SIGNAL blink: std_logic;
101
102
      -- vectors to represent the push buttons on the board after filtering and after inverting
103
      SIGNAL pb_n_filtered, pb: std_logic_vector(3 downto 0);
104
105
      -- vector to map the output of the synchronous inputs to the holding registers
106
```

```
SIGNAL sync_out: std_logic_vector(1 downto 0);
107
108
      SIGNAL ns green 1: std logic;
                                        -- The green signal for NS light
109
      SIGNAL ns_amber_l: std_logic;
                                        -- The amber signal for NS light
110
                                         -- The Red signal for NS light
      SIGNAL ns_red_l: std_logic;
111
      SIGNAL ew green 1: std logic;
                                        -- The Green signal for EW light
      SIGNAL ew amber 1: std logic;
                                       -- The Amber signal for EW light
113
                                        -- The RED signal for EW light
      SIGNAL ew_red_1: std_logic;
                                        The register clear for EW holding inputThe register clear for NS holding input
      SIGNAL ew_register: std_logic
115
      SIGNAL ns_register: std_logic
116
      SIGNAL ew_button: std_logic;
                                        -- The button indicator for the EW pedestrian button (LED)
117
      SIGNAL ns_button: std_logic;
                                        -- The button indicator for the NS pedestrian button (LED)
118
      SIGNAL clk_enable: std_logic; -- Clk_enable for the register to be taken from the clock generator
119
120
    BEGIN
121
122
    INSTO: pb_filters port map (
123
      clkin 50,
124
125
      rst_n,
      rst n filtered,
126
      pb_n,
127
      pb_n_filtered);
128
    INST1: pb inverters port map (
130
      rst_n_filtered,
131
      rst,
132
      pb_n_filtered,
133
      pb);
134
135
    INST2: synchronizer port map (
136
      rst,
137
      clkin_50,
138
      synch_rst,
139
      synch_rst); -- Registers to sync inputs with each other
141
    INST3: synchronizer port map (
142
      pb(1),
143
      clkin_50,
144
      synch rst,
145
      sync_out(1));
147
    INST4: synchronizer port map (
148
      pb(0),
149
      clkin_50,
150
      synch_rst,
151
      sync_out(0));
152
153
    INST5: clock_generator port map (
154
      sim_mode,
155
      synch_rst,
156
      clkin_50,
157
      clk_enable,
158
      blink); -- Generates the enabling signal for the state machine and the blinking signal
159
160
```

```
INST6: holding_register port map (
161
       clkin_50,
162
       synch rst,
163
       ew_register,
164
       sync out(1),
165
       ew button); -- EW pedestrian button input holder
167
    INST7: holding_register port map (
168
       clkin_50,
169
       synch_rst,
       ns_register,
171
       sync_out(0),
172
       ns_button); -- NS pedestrian button input holder
173
174
    INST8: STATE_MACHINE port map (
175
       clkin_50,
176
       synch_rst,
177
       clk enable.
178
       blink,
179
       ns button,
180
       ew_button,
181
       ns green 1,
182
       ns_amber_1,
183
       ns red 1,
184
       ew_green_1,
       ew_amber_1,
186
       ew_red_1,
187
       leds(7 downto 4),
188
       ns_register,
189
       ew_register,
190
191
       leds(0),
       leds(2));
192
193
     -- output signals for the traffic lights are concatenated
194
    INST9: segment7_mux port map(
195
       clkin 50,
196
       ns amber 1 & "00" & ns green 1 & "00" & ns red 1,
197
       ew_amber_1 & "00" & ew_green_1 & "00" & ew_red_1,
198
       seg7_data,
199
       seg7_char2,
       seg7 char1);
201
    leds(3) <= ew_button;</pre>
203
    leds(1) <= ns_button;</pre>
205
    NS_green <= ns_green_1;
    NS_amber <= ns_amber_1;
207
    NS_red <= ns_red_l;
208
    EW_green <= ew_green_1;</pre>
209
    EW_amber <= ew_amber_1;</pre>
210
    EW_red <= ew_red_1;</pre>
    blink_sig <= blink;</pre>
    sm_clken <= clk_enable;</pre>
213
214
```

```
215 END SimpleCircuit;
```

#### Subordinate file: PB\_inverters.vhd

```
-- Section 203
   -- Group 3: Yashashwin Karthikeyan and Roozbeh Ali
   library ieee;
   use ieee.std_logic_1164.all;
   -- maps the pb switches from active low to active high
   entity PB_inverters is port (
     rst_n: in std_logic; -- Active low reset
     rst: out std_logic; -- Active high
     pb_n_filtered: in std_logic_vector (3 downto 0); -- Button inputs after filtering, active low
10
     pb: out std_logic_vector(3 downto 0) -- Button inputs, now active high
11
   ); end PB_inverters;
12
13
   architecture inv of PB_inverters is
14
15
     rst <= NOT(rst_n);</pre>
     pb <= NOT(pb_n_filtered);</pre>
17
   end inv;
```

### Subordinate file: State\_Machine.vhd

```
-- Section 203
  -- Group 3: Yashashwin Karthikeyan and Roozbeh Ali
   library ieee;
   use ieee.std logic 1164.all;
   use ieee.numeric std.all;
   Entity State Machine IS Port (
     -- Global clk, synch reset to reset whole board, enable from clk generator,
    clk_input, reset, clk_en, blink_seg: IN std_logic;
9
    -- and blink_seg produced by clk generator to be used in the blinking green
10
    ns_button, ew_button: IN std_logic; -- Input from the holding registers for the pedestrian buttons
11
    ns_green, ns_amber, ns_red: OUT std_logic; -- The color outputs for NS
12
    ew_green, ew_amber, ew_red: OUT std_logic; -- The color outputs for EW
13
    display_state: OUT std_logic_vector(3 downto 0); -- State to be displayed on leds(7 downto 4)
14
    ns_regclear, ew_regclear: OUT std_logic; -- Pedestrian button clears
    ns_crosslight, ew_crosslight: OUT std_logic -- Output signal for pedetestrian crossing
16
   ); END ENTITY;
17
18
   architecture sm of State_Machine is
   TYPE STATE_NAMES IS (S0,S1,S2,S3,S4,S5,S6,S7,S8,S9,S10,S11,S12,S13,S14,S15); -- 16 States
20
   SIGNAL current state, next state: STATE NAMES;
22
23
   begin
24
   -- Register Logic
```

```
Register_Section: PROCESS(clk_input)
26
   begin
27
      if (rising_edge(clk_input)) then
28
        if (reset = '1') then
                                         -- used to reset state to SO if reset is pressed
             current_state <= S0;</pre>
30
        elsif (clk en = '1') then
                                       -- state progresses to next_state only if clk_en = 1
             current state <= next state;</pre>
32
        end if;
      end if;
34
    end process;
35
36
    -- Transition Logic: used to compute the next state of the state machine
37
    Transition_Section: PROCESS(current_state, ew_button, ns_button)
38
    begin
39
        case current_state is
40
             when SO =>
41
                  -- Skip red light duration (NS) if requested
42
                 if (ew_button = '1' and ns_button = '0') then
43
                      next_state <= S6;</pre>
44
                  else
45
                      next_state <= S1;</pre>
46
                 end if;
47
             when S1 =>
                  -- Skip red light duration (NS) if requested
49
                  if (ew_button = '1' and ns_button = '0') then
50
                      next_state <= S6;</pre>
51
                  else
52
                      next_state <= S2;</pre>
53
                  end if;
54
             when S2 =>
55
                 next_state <= S3;</pre>
56
             when S3 =>
57
                 next_state <= S4;</pre>
58
             when S4 \Rightarrow
                 next state <= S5;</pre>
60
             when S5 =>
61
                 next state <= S6;</pre>
62
             when S6 =>
                 next_state <= S7;</pre>
64
             when S7 \Rightarrow
                 next state <= S8;</pre>
66
             when S8 =>
67
                  -- Skip red light duration (EW) if requested
68
                 if (ns_button = '1' and ew_button = '0') then
69
                      next_state <= S14;</pre>
70
                  else
71
                      next_state <= S9;</pre>
72
                  end if;
73
             when S9 =>
                  -- Skip red light duration (EW) if requested
75
                 if (ns_button = '1' and ew_button = '0') then
76
                      next_state <= S14;</pre>
77
                  else
78
                      next_state <= S10;</pre>
79
```

```
end if:
80
              when S10 =>
 81
                   next_state <= S11;</pre>
 82
              when S11 =>
                   next_state <= S12;</pre>
 84
              when S12 =>
                   next state <= S13;</pre>
 86
              when S13 =>
                   next_state <= S14;</pre>
 88
              when S14 =>
 89
                   next_state <= S15;</pre>
 90
              when S15 =>
91
                   next_state <= S0;</pre>
92
          end case;
93
     end process;
 94
95
     -- Decoder section: used to compute the output of the state machine.
     Decoder_Section: PROCESS (current_state)
97
     begin
               -- Ensure the registers do not clear on any case where not specified,
99
              ew_regclear <= '0';</pre>
100
              ns_regclear <= '0';</pre>
101
          case current_state is
              WHEN SO =>
103
                   display_state <= "00000";</pre>
104
              WHEN S1 =>
105
                   display_state <= "0001";</pre>
106
              WHEN S2 =>
107
                   display_state <= "0010";</pre>
108
              WHEN S3 =>
109
                   display_state <= "0011";</pre>
110
              WHEN S4 \Rightarrow
111
                   display_state <= "0100";</pre>
112
              WHEN S5 =>
                   display_state <= "0101";</pre>
114
              WHEN S6 =>
115
                   -- NS button holding register is cleared at state 6 as per project specifications
116
                   ns_regclear <= '1';</pre>
                   display_state <= "0110";</pre>
118
              WHEN S7 =>
                   display_state <= "0111";</pre>
120
              WHEN S8 =>
                   display_state <= "1000";</pre>
122
              WHEN S9 =>
123
                   display_state <= "1001";</pre>
124
              WHEN S10 =>
125
                   display_state <= "1010";</pre>
126
              WHEN S11 =>
127
                   display_state <= "1011";</pre>
128
              WHEN S12 =>
129
                   display_state <= "1100";</pre>
130
              WHEN S13 =>
131
                   display_state <= "1101";</pre>
132
              WHEN S14 =>
133
```

```
-- EW button holding register is cleared at state 14 as per project specifications
134
                   ew_regclear <= '1';</pre>
135
                   display_state <= "1110";</pre>
136
              WHEN S15 =>
137
                   display_state <= "1111";</pre>
138
          end case;
140
          case current_state is
              WHEN S0 | S1 =>
142
                   -- Blinking Green NS, RED EW
143
                   ns_green <= blink_seg;</pre>
144
                   ns_amber <= '0';</pre>
145
                   ns_red <= '0';
146
147
                   ew_green <= '0';
                   ew_amber <='0';
                   ew_red <= '1';
149
                   ns_crosslight <='0';</pre>
                   ew_crosslight <='0';</pre>
151
152
              WHEN S2 | S3 | S4 | S5 =>
153
                   -- GREEN NS, RED EW
154
                   ns_green <= '1';</pre>
155
                   ns_amber <= '0';</pre>
                   ns red <= '0';
157
                   ew_green <= '0';
158
                   ew_amber <= '0';
159
                   ew_red <= '1';
160
                   ns_crosslight <= '1';</pre>
161
                   ew_crosslight <= '0';</pre>
162
163
              WHEN S6 | S7 =>
164
                   -- AMBER NS, RED EW
165
                   ns_green <= '0';</pre>
166
                   ns_amber <= '1';</pre>
                   ns_red <= '0';
168
                   ew_green <= '0';
169
                   ew amber <= '0';
170
                   ew_red <= '1';
                   ns_crosslight <= '0';</pre>
172
                   ew_crosslight <= '0';</pre>
174
              WHEN S8 | S9 =>
                   -- RED NS, BLINKING GREEN EW
176
                   ns_green <= '0';</pre>
177
                   ns_amber <= '0';</pre>
178
                   ns_red <= '1';
179
                   ew_green <= blink_seg;</pre>
180
                   ew_amber <= '0';
181
                   ew_red <= '0';
182
                   ns_crosslight <= '0';</pre>
183
                   ew_crosslight <= '0';</pre>
184
185
              WHEN S10 | S11 | S12 | S13 =>
186
                   -- RED NS, GREEN EW
187
```

```
ns_green <= '0';
188
                  ns_amber <= '0';</pre>
189
                  ns red <= '1';
190
                   ew_green <= '1';
                   ew_amber <= '0';
192
                   ew red <= '0';
                  ns crosslight <= '0';
194
                   ew_crosslight <= '1';</pre>
196
              WHEN S14 | S15 =>
197
                   -- RED NS, AMBER EW
198
                  ns_green <= '0';
199
                  ns_amber <= '0';
200
                  ns_red <= '1';
201
                   ew_green <= '0';
                   ew_amber <= '1';
203
                   ew_red <= '0';
204
                   ns_crosslight <= '0';</pre>
205
                   ew_crosslight <= '0';</pre>
206
         end case;
207
    end process;
    end architecture sm;
209
```

## Subordinate file: holding\_register.vhd

```
-- Section 203
   -- Group 3: Yashashwin Karthikeyan and Roozbeh Ali
   library ieee;
   use ieee.std_logic_1164.all;
   -- Register to hold the input after the user presses one of the pedestrian buttons
   entity holding_register is port (
     clk: in std_logic;
     reset: in std_logic;
     register_clr: in std_logic;
10
     din: in std_logic;
11
     dout: out std_logic
   ); end holding_register;
13
14
   architecture circuit of holding register is
15
        Signal sreg
                                 : std_logic; -- value of register
16
   BEGIN
17
        process(clk) is
18
       begin
19
            if (rising_edge(clk)) then
                -- Reset on register_clear or reset
21
                sreg <= (not(register_clr or reset)) and (din or sreg);</pre>
            end if;
23
        -- no else block, hence latch is inferred
24
25
        end process;
26
27
```

```
dout <= sreg; -- sreg outputs to output of the block end circuit;
```

## Subordinate file: synchronizer.vhd

```
-- Section 203, Group 3
   -- Yashashwin Karthikeyan
   -- Roozbeh Ali
   library ieee;
   use ieee.std_logic_1164.all;
   use ieee.numeric_std.all;
   -- Synchronizes an input based on the clock
   Entity synchronizer IS Port
10
        input : in std_logic;
11
        global_clock : in std_logic;
12
        reset : in std_logic; -- Note this is a syncronized reset
13
        output : out std_logic
14
   );
   end entity;
16
17
   architecture main of synchronizer is
18
   signal reg : std_logic; -- Register storage signal
20
   begin
22
       process(global_clock) is
       begin
24
            if (rising_edge(global_clock)) then
                if (reset = '0') then -- If user doesn't want a reset, shift-register
26
                    reg <= input;</pre>
                    output <= reg;
28
                else
29
                    reg <= '0'; -- Reset register values
                    output <= '0';
31
                end if;
            end if:
33
       end process;
34
   end main;
```

## **Images and Annotations**




Figure 1: Register Waveform




Figure 2: TLC Simulation Waveform




Figure 3: State Diagram




Figure 4: State Transition Table - 1




Figure 5: State Transition Table - 2