

# Lab 4 Report

ECE 124

Group 3 - Session 203

**Yashashwin Karthikeyan**

LS203\_T03\_Lab4\_REPORT\_Yashashwin\_Karthikeyan

## Top level file: LogicalStep\_Lab4\_top.vhd

```
1  -- Section 203
2  -- Group 3: Yashashwin Karthikeyan and Roozbeh Ali
3  LIBRARY ieee;
4  USE ieee.std_logic_1164.ALL;
5  USE ieee.numeric_std.ALL;
6
7  ENTITY LogicalStep_Lab4_top IS PORT (
8      clk_in_50: in  std_logic; -- The 50 MHz FPGA Clockinput
9      rst_n: in  std_logic;      -- The RESET input (ACTIVE LOW)
10     pb_n: in  std_logic_vector(3 downto 0); -- The push-button inputs (ACTIVE LOW)
11     sw: in  std_logic_vector(7 downto 0); -- The switch inputs
12     leds: out std_logic_vector(7 downto 0); -- for displaying the the lab4 project details
13     seg7_data: out std_logic_vector(6 downto 0); -- 7-bit outputs to a 7-segment
14     seg7_char1: out  std_logic; -- seg7 digi selectors
15     seg7_char2: out  std_logic; -- seg7 digi selectors
16
17     -----
18     -- Temporary Signals for Waveform Analysis, Must be Commented Out for Board Flashing
19     -----
20
21     sm_clken: out std_logic; -- Clock enable from the clock generator
22     blink_sig: out std_logic; -- Blinking signal from the clock generator
23     NS_green: out std_logic; -- Green color for NS
24     NS_amber: out std_logic; -- Amber color for NS
25     NS_red: out std_logic; -- Red color for NS
26     EW_green: out std_logic; -- Green color for EW
27     EW_amber: out std_logic; -- Amber color for EW
28     EW_red: out std_logic -- Red color for EW
29 ); END LogicalStep_Lab4_top;
30
31 -----
32
33 ARCHITECTURE SimpleCircuit OF LogicalStep_Lab4_top IS
34     component segment7_mux port (
35         clk: in  std_logic := '0';
36         DIN2: in  std_logic_vector(6 downto 0); --bits 6 to 0 represent segments G,F,E,D,C,B,A
37         DIN1: in  std_logic_vector(6 downto 0); --bits 6 to 0 represent segments G,F,E,D,C,B,A
38         DOUT: out  std_logic_vector(6 downto 0);
39         DIG2: out  std_logic;
40         DIG1: out  std_logic
41     );
42     end component;
43
44     component clock_generator port (
45         sim_mode: in boolean;
46         reset: in std_logic;
47         clk_in: in  std_logic;
48         sm_clken: out  std_logic;
49         blink: out std_logic
50     ); end component;
51
52     component pb_filters port (
```

```

53     clk_in: in std_logic;
54     rst_n: in std_logic;
55     rst_n_filtered: out std_logic;
56     pb_n: in std_logic_vector (3 downto 0);
57     pb_n_filtered: out std_logic_vector(3 downto 0)
58 ); end component;
59
60 component pb_inverters port (
61     rst_n: in std_logic;
62     rst: out std_logic;
63     pb_n_filtered: in std_logic_vector (3 downto 0);
64     pb: out std_logic_vector(3 downto 0)
65 ); end component;
66
67 component synchronizer port(
68     input: in std_logic;
69     global_clock: in std_logic;
70     reset: in std_logic; -- sync reset
71     output: out std_logic
72 ); end component;
73
74 component holding_register port (
75     clk: in std_logic;
76     reset: in std_logic;
77     register_clr: in std_logic;
78     din: in std_logic;
79     dout: out std_logic
80 ); end component;
81
82 component State_Machine port (
83     clk_input, reset, clk_en, blink_seg: IN std_logic;
84     ns_button, ew_button: IN std_logic;
85     ns_green, ns_amber, ns_red: OUT std_logic;
86     ew_green, ew_amber, ew_red: OUT std_logic;
87     display_state: OUT std_logic_vector(3 downto 0);
88     ns_regclear, ew_regclear: OUT std_logic;
89     ns_crosslight, ew_crosslight: OUT std_logic
90 ); END component;
91
92 -----
93 -- set to FALSE for LogicalStep board downloads
94 CONSTANT sim_mode: boolean := TRUE;
95
96 -- Active high reset button after filtering,
97 -- filtered reset button, and the synchronous reset after its input syncher
98 SIGNAL rst, rst_n_filtered, synch_rst: std_logic;
99
100 -- Temporary signal to map to the blink signal output from the clock generator
101 SIGNAL blink: std_logic;
102
103 -- vectors to represent the push buttons on the board after filtering and after inverting
104 SIGNAL pb_n_filtered, pb: std_logic_vector(3 downto 0);
105
106 -- vector to map the output of the synchronous inputs to the holding registers

```

```

107     SIGNAL sync_out: std_logic_vector(1 downto 0);
108
109     SIGNAL ns_green_l: std_logic; -- The green signal for NS light
110     SIGNAL ns_amber_l: std_logic; -- The amber signal for NS light
111     SIGNAL ns_red_l: std_logic; -- The Red signal for NS light
112     SIGNAL ew_green_l: std_logic; -- The Green signal for EW light
113     SIGNAL ew_amber_l: std_logic; -- The Amber signal for EW light
114     SIGNAL ew_red_l: std_logic; -- The RED signal for EW light
115     SIGNAL ew_register: std_logic -- The register clear for EW holding input
116     SIGNAL ns_register: std_logic -- The register clear for NS holding input
117     SIGNAL ew_button: std_logic; -- The button indicator for the EW pedestrian button (LED)
118     SIGNAL ns_button: std_logic; -- The button indicator for the NS pedestrian button (LED)
119     SIGNAL clk_enable: std_logic; -- Clk_enable for the register to be taken from the clock generator
120
121 BEGIN
122     -----
123     INST0: pb_filters port map (
124         clk_in_50,
125         rst_n,
126         rst_n_filtered,
127         pb_n,
128         pb_n_filtered);
129
130     INST1: pb_inverters port map (
131         rst_n_filtered,
132         rst,
133         pb_n_filtered,
134         pb);
135
136     INST2: synchronizer port map (
137         rst,
138         clk_in_50,
139         synch_rst,
140         synch_rst); -- Registers to sync inputs with each other
141
142     INST3: synchronizer port map (
143         pb(1),
144         clk_in_50,
145         synch_rst,
146         sync_out(1));
147
148     INST4: synchronizer port map (
149         pb(0),
150         clk_in_50,
151         synch_rst,
152         sync_out(0));
153
154     INST5: clock_generator port map (
155         sim_mode,
156         synch_rst,
157         clk_in_50,
158         clk_enable,
159         blink); -- Generates the enabling signal for the state machine and the blinking signal
160

```

```

161 INST6: holding_register port map (
162     clk_in_50,
163     synch_rst,
164     ew_register,
165     sync_out(1),
166     ew_button); -- EW pedestrian button input holder
167
168 INST7: holding_register port map (
169     clk_in_50,
170     synch_rst,
171     ns_register,
172     sync_out(0),
173     ns_button); -- NS pedestrian button input holder
174
175 INST8: STATE_MACHINE port map (
176     clk_in_50,
177     synch_rst,
178     clk_enable,
179     blink,
180     ns_button,
181     ew_button,
182     ns_green_l,
183     ns_amber_l,
184     ns_red_l,
185     ew_green_l,
186     ew_amber_l,
187     ew_red_l,
188     leds(7 downto 4),
189     ns_register,
190     ew_register,
191     leds(0),
192     leds(2));
193
194 -- output signals for the traffic lights are concatenated
195 INST9: segment7_mux port map(
196     clk_in_50,
197     ns_amber_l & "00" & ns_green_l & "00" & ns_red_l,
198     ew_amber_l & "00" & ew_green_l & "00" & ew_red_l,
199     seg7_data,
200     seg7_char2,
201     seg7_char1);
202
203 leds(3) <= ew_button;
204 leds(1) <= ns_button;
205
206 NS_green <= ns_green_l;
207 NS_amber <= ns_amber_l;
208 NS_red <= ns_red_l;
209 EW_green <= ew_green_l;
210 EW_amber <= ew_amber_l;
211 EW_red <= ew_red_l;
212 blink_sig <= blink;
213 sm_clk_en <= clk_enable;
214

```

215 END SimpleCircuit;

---

## Subordinate file: PB\_inverters.vhd

```
1  -- Section 203
2  -- Group 3: Yashashwin Karthikeyan and Roozbeh Ali
3  library ieee;
4  use ieee.std_logic_1164.all;
5
6  -- maps the pb switches from active low to active high
7  entity PB_inverters is port (
8      rst_n: in std_logic; -- Active low reset
9      rst: out std_logic; -- Active high
10     pb_n_filtered: in std_logic_vector (3 downto 0); -- Button inputs after filtering, active low
11     pb: out std_logic_vector(3 downto 0)    -- Button inputs, now active high
12 ); end PB_inverters;
13
14 architecture inv of PB_inverters is
15 begin
16     rst <= NOT(rst_n);
17     pb <= NOT(pb_n_filtered);
18 end inv;
```

---

## Subordinate file: State\_Machine.vhd

```
1  -- Section 203
2  -- Group 3: Yashashwin Karthikeyan and Roozbeh Ali
3  library ieee;
4  use ieee.std_logic_1164.all;
5  use ieee.numeric_std.all;
6
7  Entity State_Machine IS Port (
8      -- Global clk, synch reset to reset whole board, enable from clk generator,
9      clk_input, reset, clk_en, blink_seg: IN std_logic;
10     -- and blink_seg produced by clk generator to be used in the blinking green
11     ns_button, ew_button: IN std_logic; -- Input from the holding registers for the pedestrian buttons
12     ns_green, ns_amber, ns_red: OUT std_logic; -- The color outputs for NS
13     ew_green, ew_amber, ew_red: OUT std_logic; -- The color outputs for EW
14     display_state: OUT std_logic_vector(3 downto 0); -- State to be displayed on leds(7 downto 4)
15     ns_regclear, ew_regclear: OUT std_logic;    -- Pedestrian button clears
16     ns_crosslight, ew_crosslight: OUT std_logic    -- Output signal for pedestrian crossing
17 ); END ENTITY;
18
19 architecture sm of State_Machine is
20 TYPE STATE_NAMES IS (S0,S1,S2,S3,S4,S5,S6,S7,S8,S9,S10,S11,S12,S13,S14,S15); -- 16 States
21
22 SIGNAL current_state, next_state: STATE_NAMES;
23
24 begin
25     -- Register Logic
```

```

26 Register_Section: PROCESS(clk_input)
27 begin
28     if (rising_edge(clk_input)) then
29         if (reset = '1') then          -- used to reset state to S0 if reset is pressed
30             current_state <= S0;
31         elsif (clk_en = '1') then      -- state progresses to next_state only if clk_en = 1
32             current_state <= next_state;
33         end if;
34     end if;
35 end process;
36
37 -- Transition Logic: used to compute the next state of the state machine
38 Transition_Section: PROCESS(current_state, ew_button, ns_button)
39 begin
40     case current_state is
41         when S0 =>
42             -- Skip red light duration (NS) if requested
43             if (ew_button = '1' and ns_button = '0') then
44                 next_state <= S6;
45             else
46                 next_state <= S1;
47             end if;
48         when S1 =>
49             -- Skip red light duration (NS) if requested
50             if (ew_button = '1' and ns_button = '0') then
51                 next_state <= S6;
52             else
53                 next_state <= S2;
54             end if;
55         when S2 =>
56             next_state <= S3;
57         when S3 =>
58             next_state <= S4;
59         when S4 =>
60             next_state <= S5;
61         when S5 =>
62             next_state <= S6;
63         when S6 =>
64             next_state <= S7;
65         when S7 =>
66             next_state <= S8;
67         when S8 =>
68             -- Skip red light duration (EW) if requested
69             if (ns_button = '1' and ew_button = '0') then
70                 next_state <= S14;
71             else
72                 next_state <= S9;
73             end if;
74         when S9 =>
75             -- Skip red light duration (EW) if requested
76             if (ns_button = '1' and ew_button = '0') then
77                 next_state <= S14;
78             else
79                 next_state <= S10;

```

```

80         end if;
81     when S10 =>
82         next_state <= S11;
83     when S11 =>
84         next_state <= S12;
85     when S12 =>
86         next_state <= S13;
87     when S13 =>
88         next_state <= S14;
89     when S14 =>
90         next_state <= S15;
91     when S15 =>
92         next_state <= S0;
93     end case;
94 end process;
95
96 -- Decoder section: used to compute the output of the state machine.
97 Decoder_Section: PROCESS (current_state)
98 begin
99     -- Ensure the registers do not clear on any case where not specified,
100     ew_regclear <= '0';
101     ns_regclear <= '0';
102     case current_state is
103     WHEN S0 =>
104         display_state <= "0000";
105     WHEN S1 =>
106         display_state <= "0001";
107     WHEN S2 =>
108         display_state <= "0010";
109     WHEN S3 =>
110         display_state <= "0011";
111     WHEN S4 =>
112         display_state <= "0100";
113     WHEN S5 =>
114         display_state <= "0101";
115     WHEN S6 =>
116         -- NS button holding register is cleared at state 6 as per project specifications
117         ns_regclear <= '1';
118         display_state <= "0110";
119     WHEN S7 =>
120         display_state <= "0111";
121     WHEN S8 =>
122         display_state <= "1000";
123     WHEN S9 =>
124         display_state <= "1001";
125     WHEN S10 =>
126         display_state <= "1010";
127     WHEN S11 =>
128         display_state <= "1011";
129     WHEN S12 =>
130         display_state <= "1100";
131     WHEN S13 =>
132         display_state <= "1101";
133     WHEN S14 =>

```



```

134         -- EW button holding register is cleared at state 14 as per project specifications
135         ew_regclear <= '1';
136         display_state <= "1110";
137     WHEN S15 =>
138         display_state <= "1111";
139 end case;
140
141 case current_state is
142     WHEN S0 | S1 =>
143         -- Blinking Green NS, RED EW
144         ns_green <= blink_seg;
145         ns_amber <= '0';
146         ns_red <= '0';
147         ew_green <= '0';
148         ew_amber <= '0';
149         ew_red <= '1';
150         ns_crosslight <= '0';
151         ew_crosslight <= '0';
152
153     WHEN S2 | S3 | S4 | S5 =>
154         -- GREEN NS, RED EW
155         ns_green <= '1';
156         ns_amber <= '0';
157         ns_red <= '0';
158         ew_green <= '0';
159         ew_amber <= '0';
160         ew_red <= '1';
161         ns_crosslight <= '1';
162         ew_crosslight <= '0';
163
164     WHEN S6 | S7 =>
165         -- AMBER NS, RED EW
166         ns_green <= '0';
167         ns_amber <= '1';
168         ns_red <= '0';
169         ew_green <= '0';
170         ew_amber <= '0';
171         ew_red <= '1';
172         ns_crosslight <= '0';
173         ew_crosslight <= '0';
174
175     WHEN S8 | S9 =>
176         -- RED NS, BLINKING GREEN EW
177         ns_green <= '0';
178         ns_amber <= '0';
179         ns_red <= '1';
180         ew_green <= blink_seg;
181         ew_amber <= '0';
182         ew_red <= '0';
183         ns_crosslight <= '0';
184         ew_crosslight <= '0';
185
186     WHEN S10 | S11 | S12 | S13 =>
187         -- RED NS, GREEN EW

```

```

188         ns_green <= '0';
189         ns_amber <= '0';
190         ns_red <= '1';
191         ew_green <= '1';
192         ew_amber <= '0';
193         ew_red <= '0';
194         ns_crosslight <= '0';
195         ew_crosslight <= '1';
196
197     WHEN S14 | S15 =>
198         -- RED NS, AMBER EW
199         ns_green <= '0';
200         ns_amber <= '0';
201         ns_red <= '1';
202         ew_green <= '0';
203         ew_amber <= '1';
204         ew_red <= '0';
205         ns_crosslight <= '0';
206         ew_crosslight <= '0';
207     end case;
208 end process;
209 end architecture sm;

```

---

## Subordinate file: holding\_register.vhd

```

1  -- Section 203
2  -- Group 3: Yashashwin Karthikeyan and Roozbeh Ali
3  library ieee;
4  use ieee.std_logic_1164.all;
5
6  -- Register to hold the input after the user presses one of the pedestrian buttons
7  entity holding_register is port (
8      clk: in std_logic;
9      reset: in std_logic;
10     register_clr: in std_logic;
11     din: in std_logic;
12     dout: out std_logic
13 ); end holding_register;
14
15 architecture circuit of holding_register is
16     Signal sreg          : std_logic; -- value of register
17 BEGIN
18     process(clk) is
19     begin
20         if (rising_edge(clk)) then
21             -- Reset on register_clear or reset
22             sreg <= (not(register_clr or reset)) and (din or sreg);
23         end if;
24         -- no else block, hence latch is inferred
25
26     end process;
27

```

```
28     dout <= sreg; -- sreg outputs to output of the block
29 end circuit;
```

---

## Subordinate file: synchronizer.vhd

```
1  -- Section 203, Group 3
2  -- Yashashwin Karthikeyan
3  -- Roozbeh Ali
4  library ieee;
5  use ieee.std_logic_1164.all;
6  use ieee.numeric_std.all;
7
8  -- Synchronizes an input based on the clock
9  Entity synchronizer IS Port
10 (
11     input : in std_logic;
12     global_clock : in std_logic;
13     reset   : in std_logic; -- Note this is a synchronized reset
14     output  : out std_logic
15 );
16 end entity;
17
18 architecture main of synchronizer is
19     signal reg : std_logic; -- Register storage signal
20
21 begin
22
23     process(global_clock) is
24     begin
25         if (rising_edge(global_clock)) then
26             if (reset = '0') then -- If user doesn't want a reset, shift-register
27                 reg <= input;
28                 output <= reg;
29             else
30                 reg <= '0'; -- Reset register values
31                 output <= '0';
32             end if;
33         end if;
34     end process;
35 end main;
```

---

## Images and Annotations




Figure 1: Register Waveform




Figure 2: TLC Simulation Waveform




Figure 3: State Diagram

Source State	Destination State	Condition
1 S0	S0	(clk_en) + (clk_en) (reset)
2 S0	S1	(clk_en) (new_button) (clk_en) (reset) + (clk_en) (clk_en) (reset)
3 S0	S6	(clk_en) (new_button) (clk_en) (reset)
4 S1	S0	(reset)
5 S1	S1	(clk_en) (reset)
6 S1	S6	(clk_en) (new_button) (clk_en) (reset)
7 S1	S2	(clk_en) (new_button) (clk_en) (reset) + (clk_en) (clk_en) (reset)
8 S2	S0	(reset)
9 S2	S2	(clk_en) (reset)
10 S2	S3	(clk_en) (reset)
11 S3	S0	(reset)
12 S3	S3	(clk_en) (reset)
13 S3	S4	(clk_en) (reset)
14 S4	S0	(reset)
15 S4	S5	(clk_en) (reset)
16 S4	S4	(clk_en) (reset)
17 S5	S0	(reset)
18 S5	S5	(clk_en) (reset)
19 S5	S6	(clk_en) (reset)
20 S6	S0	(reset)
21 S6	S6	(clk_en) (reset)
22 S6	S7	(clk_en) (reset)
23 S7	S8	(clk_en) (reset)
24 S7	S0	(reset)
25 S7	S7	(clk_en) (reset)
26 S8	S8	(clk_en) (reset)
27 S8	S9	(clk_en) (reset) + (clk_en) (new_button) (clk_en) (reset)
28 S8	S0	(reset)
29 S8	S14	(clk_en) (new_button) (clk_en) (reset)
30 S9	S9	(clk_en) (reset)
31 S9	S10	(clk_en) (reset) + (clk_en) (new_button) (clk_en) (reset)
32 S9	S0	(reset)
33 S9	S14	(clk_en) (new_button) (clk_en) (reset)
34 S10	S10	(clk_en) (reset)
35 S10	S0	(reset)

Transitions / Encoding

Figure 4: State Transition Table - 1

Source State	Destination State	Condition
16 S4	S4	(clk_en) (reset)
17 S5	S0	(reset)
18 S5	S5	(clk_en) (reset)
19 S5	S6	(clk_en) (reset)
20 S6	S0	(reset)
21 S6	S6	(clk_en) (reset)
22 S6	S7	(clk_en) (reset)
23 S7	S8	(clk_en) (reset)
24 S7	S0	(reset)
25 S7	S7	(clk_en) (reset)
26 S8	S8	(clk_en) (reset)
27 S8	S9	(rs_button) (clk_en) (reset) + (rs_button) (sw_button) (clk_en) (reset)
28 S8	S0	(reset)
29 S8	S14	(rs_button) (sw_button) (clk_en) (reset)
30 S9	S9	(clk_en) (reset)
31 S9	S10	(rs_button) (clk_en) (reset) + (rs_button) (sw_button) (clk_en) (reset)
32 S9	S0	(reset)
33 S9	S14	(rs_button) (sw_button) (clk_en) (reset)
34 S10	S10	(clk_en) (reset)
35 S10	S0	(reset)
36 S10	S11	(clk_en) (reset)
37 S11	S0	(reset)
38 S11	S11	(clk_en) (reset)
39 S11	S12	(clk_en) (reset)
40 S12	S0	(reset)
41 S12	S13	(clk_en) (reset)
42 S12	S12	(clk_en) (reset)
43 S13	S0	(reset)
44 S13	S13	(clk_en) (reset)
45 S13	S14	(clk_en) (reset)
46 S14	S0	(reset)
47 S14	S14	(clk_en) (reset)
48 S14	S15	(clk_en) (reset)
49 S15	S0	(clk_en) (reset) + (clk_en)
50 S15	S15	(clk_en) (reset)

Transitions / Encoding

Figure 5: State Transition Table - 2