

Lab 2 Report

ECE 124

Group 3 - Session 203

Yashashwin Karthikeyan

LS203_T03_Lab2_REPORT_Yashashwin_Karthikeyan

Top level file: LogicalStep_Lab2_top.vhd

```
1  --- Author: Group 3 - Yashashwin Karthikeyan and Roozbeh Ali
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5
6  entity LogicalStep_Lab2_top is port (
7      clk_in_50      : in std_logic;           -- 50MHz clock input
8      pb_n           : in std_logic_vector(3 downto 0); -- push-button inputs
9      sw             : in std_logic_vector(7 downto 0); -- The switch inputs
10     leds            : out std_logic_vector(7 downto 0); -- for displaying the switch content
11     seg7_data       : out std_logic_vector(6 downto 0); -- 7-bit output to 7-segment
12     seg7_char1      : out std_logic;           -- seg7 digit 1 output
13     seg7_char2      : out std_logic           -- seg7 digit 2 output
14 );
15 end LogicalStep_Lab2_top;
16
17 architecture SimpleCircuit of LogicalStep_Lab2_top is
18
19     --Seven segment decoder component
20     --Consumes hex values (in binary format) as input
21     --Outputs 7-bit pattern
22     component SevenSegment port (
23         hex          : in std_logic_vector(3 downto 0);
24         sevenseg      : out std_logic_vector(6 downto 0)
25     );
26     end component;
27
28     --Seven segment mux component
29     component segment7_mux port (
30         clk          : in std_logic := '0';
31         DIN2         : in std_logic_vector(6 downto 0);
32         DIN1         : in std_logic_vector(6 downto 0);
33         DOUT         : out std_logic_vector(6 downto 0);
34         DIG2         : out std_logic;
35         DIG1         : out std_logic
36     );
37     end component;
38
39     --PB-Inverters component
40     --LogicalStep board is active-low input.
41     --This inverter component maps the active-low push-button inputs to an active-high signal
42     component PB_Inverters is port (
43         pb_n: in std_logic_vector(3 downto 0);
44         pb:  out std_logic_vector(3 downto 0)
45     );
46     end component;
47
48     --logic_proc component
49     --Performs logical operations (AND, OR, XOR, XNOR) on the sw inputs.
50     --Takes in two 4-bit logic vectors and one 2-bit select line
51     --Performs different logic operations based on the select input.
52     --Output is directed to `logic_out` signal.
```

```

53     component logic_proc is port (
54         logic_in0, logic_in1      :in std_logic_vector(3 downto 0);
55         select_line                :in std_logic_vector(1 downto 0);
56         logic_out                  :out std_logic_vector(3 downto 0)
57     );
58     end component;
59
60     --4 bit full adder component
61     --Takes in two 4-bit logic vectors and a 1-bit carry-in value.
62     --Returns sum and carry output by adding the two input vectors.
63     component full_adder_4bit is port (
64         INPUT_B      : in std_logic_vector(3 downto 0);
65         INPUT_A      : in std_logic_vector(3 downto 0);
66         CARRY_IN     : in std_logic;
67         FA_CARRY_OUT : out std_logic;
68         FA_SUM_OUT   : out std_logic_vector(3 downto 0)
69     );
70     end component;
71
72     --Result mux component
73     --Takes in the result of adder (4-bit), the input digit (4-bit) and a select line (1 bit).
74     --Outputs the result or input digit based on the select line.
75     --Used to switch between displaying adder result and input digits on the 7-segment.
76     component result_mux is port (
77         IN_ADDER : in std_logic_vector(3 downto 0);
78         IN_DIG   : in std_logic_vector(3 downto 0);
79         IN_SEL   : in std_logic;
80         OUT_VAL  : out std_logic_vector(3 downto 0)
81     );
82     end component;
83
84     --Declaration of various intermediary signals used
85     --to direct signals between different component instances.
86
87     --temporary signal used to store result of SevenSegment decoder
88     signal seg7_A: std_logic_vector(6 downto 0);
89     -- 4-bit input signal used to get the hex values from sw(3 downto 0) switches
90     signal hex_A: std_logic_vector(3 downto 0);
91
92     --temporary signal used to store result of SevenSegment decoder
93     signal seg7_B: std_logic_vector(6 downto 0);
94     -- 4-bit input signal used to get the hex values from sw(7 downto 4) switches
95     signal hex_B: std_logic_vector(3 downto 0);
96
97     --signal used to refer to the inverted inputs from the pushbuttons.
98     signal pb: std_logic_vector(3 downto 0);
99
100    --stores adder result.
101    signal sum_dig_1: std_logic_vector(3 downto 0);
102    --used as final input for into the 7segment display (panel-A)
103    signal display_dig_1: std_logic_vector(3 downto 0);
104    --used as final input for into the 7segment display (panel-B)
105    signal display_dig_2: std_logic_vector(3 downto 0);
106

```

```

107     signal signal_carry: std_logic;
108
109 begin
110
111     hex_A <= sw(3 downto 0);
112     hex_B <= sw(7 downto 4);
113
114     --port map for 4-bit adder component
115     INST1_4BIT_ADDER: full_adder_4bit port map(
116         hex_A,
117         hex_B,
118         '0',
119         signal_carry,
120         sum_dig_1
121     );
122
123     --port map for result_mux component, 7 segment panel A
124     INST1_RES_SUM: result_mux port map(
125         sum_dig_1,
126         hex_A,
127         pb(2),
128         display_dig_1
129     );
130
131     --port map for result_mux component, 7 segment panel B
132     INST2_RES_SUM: result_mux port map(
133         "000" & signal_carry,
134         hex_B,
135         pb(2),
136         sum_dig_2
137     );
138
139     --port map for 7segment decoder, panel A
140     INST1: SevenSegment port map(display_dig_1, seg7_A);
141     --port map for 7segment decoder, panel B
142     INST2: SevenSegment port map(sum_dig_2, seg7_B);
143
144     --port map for 7segment-mux
145     INST3: segment7_mux port map(
146         clk_50,
147         seg7_A(6 downto 0),
148         seg7_B(6 downto 0),
149         seg7_data,
150         seg7_char2,
151         seg7_char1
152     );
153
154     --port map for pushbutton inverter
155     PB_Inv_INST0: PB_Inverters port map(pb_n, pb);
156
157     --port map logical operations
158     Logic_Proc_INST0: logic_proc port map(
159         hex_B,
160         hex_A,

```

```

161         pb(1 downto 0),
162         leds(3 downto 0)
163     );
164 end SimpleCircuit;

```

Subordinate file: full_adder_4bit.vhd

```

1  --- Author: Group 3 - Yashashwin Karthikeyan and Roozbeh Ali
2  library ieee;
3  use ieee.std_logic_1164.all;
4
5  entity full_adder_4bit is port (
6      INPUT_B      : in std_logic_vector(3 downto 0);
7      INPUT_A      : in std_logic_vector(3 downto 0);
8      CARRY_IN     : in std_logic;
9      FA_CARRY_OUT : out std_logic;
10     FA_SUM_OUT    : out std_logic_vector(3 downto 0)
11 );
12 end full_adder_4bit;
13
14 architecture full_adder_4bit of full_adder_4bit is
15
16     --1-bit adder component
17     component full_adder_1bit is port (
18         INPUT_B      : in std_logic;
19         INPUT_A      : in std_logic;
20         CARRY_IN     : in std_logic;
21         FA_CARRY_OUT : out std_logic;
22         FA_SUM_OUT    : out std_logic
23     );
24     end component;
25
26     --temporary signals for channeling data between the 1-bit instances
27     signal carry_1: std_logic;
28     signal carry_2: std_logic;
29     signal carry_3: std_logic;
30
31 begin
32
33     --port maps for the 4 instances of 1-bit adder.
34     INST1: full_adder_1bit port map(
35         INPUT_A(0),
36         INPUT_B(0),
37         CARRY_IN,
38         carry_1,
39         FA_SUM_OUT(0)
40     );
41     INST2: full_adder_1bit port map(
42         INPUT_A(1),
43         INPUT_B(1),
44         carry_1,
45         carry_2,

```

```

46         FA_SUM_OUT(1)
47     );
48     INST3: full_adder_1bit port map(
49         INPUT_A(2),
50         INPUT_B(2),
51         carry_2,
52         carry_3,
53         FA_SUM_OUT(2)
54     );
55     INST4: full_adder_1bit port map(
56         INPUT_A(3),
57         INPUT_B(3),
58         carry_3,
59         FA_CARRY_OUT,
60         FA_SUM_OUT(3)
61     );
62 end full_adder_4bit;

```

Subordinate file: full_adder_1bit.vhd

```

1  -- Authors: Group 3 - Yashashwin Karthikeyan and Roozbeh Ali
2  library ieee;
3  use ieee.std_logic_1164.all;
4
5  entity full_adder_1bit is port (
6      INPUT_B      : in std_logic;
7      INPUT_A      : in std_logic;
8      CARRY_IN      : in std_logic;
9      FA_CARRY_OUT  : out std_logic;
10     FA_SUM_OUT     : out std_logic
11 );
12 end full_adder_1bit;
13
14 architecture full_adder_1bit of full_adder_1bit is
15     signal HA_CARRY_OUT: std_logic;
16     signal HA_SUM_OUT: std_logic;
17
18 begin
19     -- 1-bit adder implementation
20     -- daisy-chained with multiple instances to build 4-bit adder.
21
22     HA_CARRY_OUT <= INPUT_B AND INPUT_A;
23     HA_SUM_OUT <= INPUT_B XOR INPUT_A;
24
25     FA_CARRY_OUT <= (HA_SUM_OUT AND CARRY_IN) OR HA_CARRY_OUT;
26     FA_SUM_OUT <= HA_SUM_OUT XOR CARRY_IN;
27
28 end full_adder_1bit;

```

Subordinate file: SevenSegment.vhd

```
1  --- Author: Group 3 - Yashashwin Karthikeyan and Roozbeh Ali
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5
6  -----
7  -- 7-segment display driver. It displays a 4-bit number on a 7-segment
8  -- This is created as an entity so that it can be reused many times easily
9
10 entity SevenSegment is port (
11     hex          : in std_logic_vector(3 downto 0);    -- The 4 bit data to be displayed
12     sevenseg      : out std_logic_vector(6 downto 0)    -- 7-bit outputs to a 7-segment
13 );
14 end SevenSegment;
15
16 architecture Behavioral of SevenSegment is
17
18 --
19 -- The following statements convert a 4-bit input, called dataIn to a pattern of 7 bits
20 -- The segment turns on when it is '1' otherwise '0'
21 --
22 begin
23     --GFEDCBA
24     with hex select
25     sevenseg <= "011111" when "0000", -- [0]
26         "0000110" when "0001", -- [1]
27         "1011011" when "0010", -- [2]
28         "1001111" when "0011", -- [3]
29         "1100110" when "0100", -- [4]
30         "1101101" when "0101", -- [5]
31         "1111101" when "0110", -- [6]
32         "0000111" when "0111", -- [7]
33         "1111111" when "1000", -- [8]
34         "1101111" when "1001", -- [9]
35         "1110111" when "1010", -- [A]
36         "1111100" when "1011", -- [b]
37         "1011000" when "1100", -- [c]
38         "1011110" when "1101", -- [d]
39         "1111001" when "1110", -- [E]
40         "1110001" when "1111", -- [F]
41         "0000000" when others; -- [ ]
42 end architecture Behavioral;
```

Subordinate file: logic_proc.vhd

```
1  --- Author: Group 3 - Yashashwin Karthikeyan and Roozbeh Ali
2  library ieee;
3  use ieee.std_logic_1164.all;
4
5  entity logic_proc is port (
6      logic_in0, logic_in1 : in std_logic_vector(3 downto 0);
7      select_line          : in std_logic_vector(1 downto 0);
8      logic_out            : out std_logic_vector(3 downto 0)
9  );
10 end logic_proc;
11
12 architecture logic_mux of logic_proc is
13 begin
14
15     --implementation of logic_proc component
16     --4-bit inputs, 2-bit select line
17     --lets us select between different logic operatins
18     with select_line(1 downto 0) select
19     logic_out <= (logic_in0 AND logic_in1) when "00",
20                 (logic_in0 OR logic_in1) when "01",
21                 (logic_in0 XOR logic_in1) when "10",
22                 (logic_in0 XNOR logic_in1) when "11";
23 end logic_mux;
```

Subordinate file: result_mux.vhd

```
1  --- Author: Group 3 - Yashashwin Karthikeyan and Roozbeh Ali
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5
6  entity result_mux is port (
7      IN_ADDER      : in std_logic_vector(3 downto 0);
8      IN_DIG        : in std_logic_vector(3 downto 0);
9      IN_SEL        : in std_logic;
10     OUT_VAL        : out std_logic_vector(3 downto 0)
11 );
12 end result_mux;
13
14 architecture result_display of result_mux is
15 begin
16
17     --implemantion of 2-to-1 mux
18     --4 bit inputs, 1 bit select line.
19     --enables switching between displaying adder result and the input digit.
20     with IN_SEL select
21     OUT_VAL <= IN_ADDER when '1',
22     IN_DIG when '0';
23
24 end result_display;
```


Subordinate file: PB_Inverters.vhd

```
1  --- Author: Group 3 - Yashashwin Karthikeyan and Roozbeh Ali
2  library ieee;
3  use ieee.std_logic_1164.all;
4
5  entity PB_Inverters is port (
6      pb_n: in std_logic_vector(3 downto 0);
7      pb: out std_logic_vector(3 downto 0)
8  );
9  end PB_Inverters;
10
11 architecture inverter of PB_Inverters is
12 begin
13     pb <= not pb_n; --inverts active-low signal to active-high output
14 end inverter;
```

Subordinate file: hex_mux.vhd

```
1  --Authors: Group 3 - Yashashwin Karthikeyan and Roozbeh Ali
2  library ieee;
3  use ieee.std_logic_1164.all;
4
5  entity hex_mux is port (
6      hex_num3, hex_num2, hex_num1, hex_num0 :in std_logic_vector(3 downto 0);
7      mux_select                               :in std_logic_vector(1 downto 0);
8      hex_out                                  :out std_logic_vector(3 downto 0)
9  );
10 end hex_mux;
11
12 architecture mux_logic of hex_mux is
13 begin
14     --implemmentation of 4-to-1 mux
15     -- Four 4-bit inputs, 2-bit select line
16     with mux_select(1 downto 0) select
17         hex_out <= hex_num0 when "00",
18         hex_num1 when "01",
19         hex_num2 when "10",
20         hex_num3 when "11";
21 end mux_logic;
```

Annotated Simulation Waveform



END