${\bf Lab} \,\, {\color{red} {\bf 2}} \, {\color{blue} {\bf Report}} \,$

Group 3 - Session 203

Yashashwin Karthikeyan

LS203_T03_Lab2_REPORT_Yashashwin_Karthikeyan

Top level file: LogicalStep_Lab2_top.vhd

```
--- Author: Group 3 - Yashashwin Karthikeyan and Roozbeh Ali
   library ieee;
   use ieee.std_logic_1164.all;
   use ieee.numeric_std.all;
4
   entity LogicalStep_Lab2_top is port (
       clkin 50
                    : in std_logic;
                                                           -- 50MHz clock input
       pb n
                    : in std logic vector(3 downto 0);
                                                           -- push-button inputs
       SW
                    : in std_logic_vector(7 downto 0);
                                                           -- The switch inputs
                    : out std_logic_vector(7 downto 0); -- for displaying the switch content
10
       seg7_data
                    : out std_logic_vector(6 downto 0);
                                                          -- 7-bit output to 7-segment
                                                           -- seg7 digit 1 output
       seg7_char1 : out std_logic;
12
       seg7_char2 : out std_logic
                                                           -- seg7 digit 2 output
   );
14
   end LogicalStep_Lab2_top;
15
16
   architecture SimpleCircuit of LogicalStep_Lab2_top is
17
18
        --Seven segment decoder component
19
       --Consumes hex values (in binary format) as input
20
       --Outputs 7-bit pattern
21
       component SevenSegment port (
22
                        : in std_logic_vector(3 downto 0);
                        : out std_logic_vector(6 downto 0)
            sevenseg
24
       );
25
       end component;
27
       --Seven segment mux component
       component segment7 mux port (
29
                    : in std logic := '0';
            clk
                    : in std_logic_vector(6 downto 0);
            DIN2
31
                    : in std_logic_vector(6 downto 0);
            DIN1
            DOUT
                    : out std_logic_vector(6 downto 0);
33
                    : out std_logic;
            DIG2
           DIG1
                    : out std_logic
35
       );
36
       end component;
37
38
       --PB-Inverters component
39
       --LogicalStep board is active-low input.
40
       --This invertor component maps the active-low push-button inputs to an active-high signal
41
       component PB Inverters is port (
42
           pb_n: in std_logic_vector(3 downto 0);
43
                  out std_logic_vector(3 downto 0)
44
       );
       end component;
46
47
       --logic_proc component
48
       --Performs logical operations (AND, OR, XOR, XNOR) on the sw inputs.
        --Takes in two 4-bit logic vectors and one 2-bit select line
50
       --Performs different logic operations based on the select input.
51
       --Output is directed to `logic_out` signal.
52
```

```
component logic_proc is port (
53
            logic_in0, logic_in1
                                      :in std_logic_vector(3 downto 0);
54
            select line
                                      :in std logic vector(1 downto 0);
55
                                      :out std_logic_vector(3 downto 0)
            logic_out
        );
57
        end component;
59
        --4 bit full adder component
        --Takes in two 4-bit logic vectors and a 1-bit carry-in value.
61
        --Returns sum and carry output by adding the two input vectors.
62
        component full_adder_4bit is port (
63
            INPUT_B
                             : in std_logic_vector(3 downto 0);
64
            INPUT_A
                             : in std_logic_vector(3 downto 0);
65
            CARRY_IN
                             : in std_logic;
66
                             : out std_logic;
            FA_CARRY_OUT
            FA_SUM_OUT
                             : out std_logic_vector(3 downto 0)
68
        );
        end component;
70
        --Result mux component
72
        -- Takes in the result of adder (4-bit), the input digit (4-bit) and a select line (1 bit).
        --Outputs the result or input digit based on the select line.
74
        --Used to switch between displaying adder result and input digits on the 7-segment.
        component result_mux is port (
76
            IN_ADDER : in std_logic_vector(3 downto 0);
            IN DIG
                     : in std_logic_vector(3 downto 0);
            IN_SEL
                      : in std_logic;
            OUT_VAL : out std_logic_vector(3 downto 0)
80
        );
81
        end component;
82
83
        --Decleration of various intermediary signals used
84
        --to direct signals between different component instances.
85
        --temporary signal used to store result of SevenSegment decoder
87
        signal seg7_A: std_logic_vector(6 downto 0);
88
        -- 4-bit input signal used to get the hex values from sw(3 downto 0) switches
89
        signal hex_A: std_logic_vector(3 downto 0);
91
        --temporary signal used to store result of SevenSegment decoder
        signal seg7 B: std logic vector(6 downto 0);
93
        -- 4-bit input signal used to get the hex values from sw(7 downto 4) switches
        signal hex_B: std_logic_vector(3 downto 0);
95
        --signal used to refer to the inverted inputs from the pushbuttons.
97
        signal pb: std_logic_vector(3 downto 0);
98
99
        --stores adder result.
100
        signal sum_dig_1: std_logic_vector(3 downto 0);
101
        --used as final input for into the 7segment display (panel-A)
102
        signal display_dig_1: std_logic_vector(3 downto 0);
103
        --used as final input for into the 7segment display (panel-B)
104
        signal display_dig_2: std_logic_vector(3 downto 0);
105
```

106

```
signal signal_carry: std_logic;
107
108
    begin
109
110
         hex_A \le sw(3 downto 0);
111
         hex B \le sw(7 \text{ downto } 4);
112
113
         --port map for 4-bit adder component
         INST1_4BIT_ADDER: full_adder_4bit port map(
115
             hex_A,
116
             hex_B,
117
             ¹⊙¹,
118
             signal_carry,
119
             sum_dig_1
120
         );
121
122
         --port map for result_mux component, 7 segment panel A
123
         INST1_RES_SUM: result_mux port map(
124
             sum_dig_1,
125
             hex_A,
126
             pb(2),
127
             display_dig_1
128
         );
130
         --port map for result_mux component, 7 segment panel B
131
         INST2_RES_SUM: result_mux port map(
132
             "000" & signal_carry,
133
             hex_B,
134
             pb(2),
135
             sum_dig_2
136
         );
137
138
         --port map for 7segment decoder, panel A
139
         INST1: SevenSegment port map(display_dig_1, seg7_A);
140
         --port map for 7segment decoder, panel B
141
         INST2: SevenSegment port map(sum_dig_2, seg7_B);
142
143
         --port map for 7segment-mux
144
         INST3: segment7_mux port map(
145
             clkin_50,
             seg7 A(6 downto 0),
147
             seg7_B(6 \text{ downto } 0),
             seg7_data,
149
             seg7_char2,
150
             seg7_char1
151
         );
152
153
         --port map for pushbutton invertor
154
         PB_Inv_INST0: PB_Inverters port map(pb_n, pb);
155
156
         --port map logical operations
157
         Logic_Proc_INST0: logic_proc port map(
158
             hex_B,
159
             hex_A,
160
```

```
pb(1 downto 0),
leds(3 downto 0)
leds(3 downto 0)

;
end SimpleCircuit;
```

Subordinate file: full_adder_4bit.vhd

```
--- Author: Group 3 - Yashashwin Karthikeyan and Roozbeh Ali
   library ieee;
   use ieee.std_logic_1164.all;
   entity full_adder_4bit is port (
        INPUT B
                         : in std_logic_vector(3 downto 0);
6
        INPUT_A
                         : in std_logic_vector(3 downto 0);
        CARRY_IN
                         : in std_logic;
        FA_CARRY_OUT
                         : out std_logic;
        FA_SUM_OUT
                         : out std_logic_vector(3 downto 0)
10
   );
11
   end full_adder_4bit;
12
   architecture full_adder_4bit of full_adder_4bit is
14
15
        --1-bit adder component
16
        component full_adder_1bit is port (
            INPUT B
                             : in std_logic;
18
            INPUT A
                             : in std_logic;
            CARRY IN
                             : in std logic;
20
            FA_CARRY_OUT
                             : out std_logic;
            FA_SUM_OUT
                             : out std_logic
22
        );
23
        end component;
24
        --temporary signals for channeling data between the 1-bit instances
26
        signal carry_1: std_logic;
27
        signal carry_2: std_logic;
        signal carry_3: std_logic;
29
30
   begin
31
32
        --port maps for the 4 instances of 1-bit adder.
33
        INST1: full_adder_1bit port map(
34
            INPUT_A(0),
35
            INPUT_B(0),
            CARRY_IN,
37
            carry_1,
            FA_SUM_OUT(0)
39
40
        INST2: full_adder_1bit port map(
41
            INPUT_A(1),
42
            INPUT_B(1),
43
            carry_1,
44
            carry_2,
45
```

```
FA_SUM_OUT(1)
46
        );
47
        INST3: full_adder_1bit port map(
48
            INPUT_A(2),
            INPUT_B(2),
50
            carry_2,
            carry_3,
52
            FA_SUM_OUT(2)
        );
54
        INST4: full_adder_1bit port map(
55
            INPUT_A(3),
56
            INPUT_B(3),
57
            carry_3,
58
             FA_CARRY_OUT,
59
            FA_SUM_OUT(3)
60
61
   end full_adder_4bit;
```

Subordinate file: full_adder_1bit.vhd

```
-- Authors: Group 3 - Yashashwin Karthikeyan and Roozbeh Ali
   library ieee;
   use ieee.std_logic_1164.all;
   entity full_adder_1bit is port (
5
       INPUT B
                        : in std logic;
       INPUT A
                         : in std logic;
       CARRY_IN
                         : in std_logic;
       FA_CARRY_OUT
                        : out std_logic;
9
       FA_SUM_OUT
                         : out std_logic
10
   );
11
   end full_adder_1bit;
12
13
   architecture full_adder_1bit of full_adder_1bit is
14
        signal HA_CARRY_OUT: std_logic;
        signal HA_SUM_OUT: std_logic;
16
   begin
18
        -- 1-bit adder implementation
19
        -- daisy-chained with multiple instances to build 4-bit adder.
20
21
       HA_CARRY_OUT <= INPUT_B AND INPUT_A;</pre>
22
       HA_SUM_OUT <= INPUT_B XOR INPUT_A;</pre>
24
       FA_CARRY_OUT <= (HA_SUM_OUT AND CARRY_IN) OR HA_CARRY_OUT;
       FA_SUM_OUT <= HA_SUM_OUT XOR CARRY_IN;
26
   end full_adder_1bit;
28
```

Subordinate file: SevenSegment.vhd

```
--- Author: Group 3 - Yashashwin Karthikeyan and Roozbeh Ali
   library ieee;
   use ieee.std_logic_1164.all;
   use ieee.numeric_std.all;
   -- 7-segment display driver. It displays a 4-bit number on a 7-segment
   -- This is created as an entity so that it can be reused many times easily
   entity SevenSegment is port (
10
       hex : in std_logic_vector(3 downto 0); -- The 4 bit data to be displayed
                   : out std logic vector(6 downto 0) -- 7-bit outputs to a 7-segment
12
   );
13
   end SevenSegment;
14
15
   architecture Behavioral of SevenSegment is
16
17
18
   -- The following statements convert a 4-bit input, called dataIn to a pattern of 7 bits
19
   -- The segment turns on when it is '1' otherwise '0'
20
21
   begin
22
       --GFEDCBA
23
       with hex select
24
       sevenseg <= "0111111" when "0000", -- [0]
25
           "0000110" when "0001",
                                      -- [1]
           "1011011" when "0010",
                                      -- [2]
27
           "1001111" when "0011",
                                      -- [3]
           "1100110" when "0100",
                                      -- [4]
29
           "1101101" when "0101",
                                      -- [5]
           "1111101" when "0110",
                                      -- [6]
31
           "0000111" when "0111",
                                      -- [7]
           "1111111" when "1000",
                                      -- [8]
33
           "1101111" when "1001",
                                      -- [9]
34
           "1110111" when "1010",
                                      -- [A]
35
           "1111100" when "1011",
                                      -- [b]
36
           "1011000" when "1100",
                                      -- [c]
37
           "1011110" when "1101",
                                      -- [d]
38
           "1111001" when "1110",
                                      -- [E]
                                                  +---- d ----+
39
           "1110001" when "1111",
                                      -- [F]
40
           "0000000" when others;
                                      -- [ ]
41
   end architecture Behavioral;
```

Subordinate file: logic_proc.vhd

```
--- Author: Group 3 - Yashashwin Karthikeyan and Roozbeh Ali
   library ieee;
   use ieee.std_logic_1164.all;
   entity logic_proc is port (
       logic_in0, logic_in1 : in std_logic_vector(3 downto 0);
       select_line
                           : in std logic vector(1 downto 0);
                             : out std logic vector(3 downto 0)
       logic_out
   );
   end logic_proc;
10
   architecture logic mux of logic proc is
12
   begin
14
       --implementation of logic_proc component
15
       --4-bit inputs, 2-bit select line
16
       --lets us select between different logic operatins
       with select_line(1 downto 0) select
       logic_out <= (logic_in0 AND logic_in1) when "00",</pre>
19
            (logic_in0 OR logic_in1) when "01",
20
            (logic_in0 XOR logic_in1) when "10",
21
            (logic_in0 XNOR logic_in1) when "11";
22
   end logic_mux;
```

Subordinate file: result_mux.vhd

```
--- Author: Group 3 - Yashashwin Karthikeyan and Roozbeh Ali
   library ieee;
   use ieee.std_logic_1164.all;
   use ieee.numeric_std.all;
   entity result mux is port (
6
                        : in std_logic_vector(3 downto 0);
       IN ADDER
       IN DIG
                    : in std_logic_vector(3 downto 0);
       IN_SEL
                    : in std_logic;
       OUT_VAL
                    : out std_logic_vector(3 downto 0)
10
   );
11
   end result_mux;
12
13
   architecture result_display of result_mux is
14
   begin
15
       --implemention of 2-to-1 mux
17
       --4 bit inputs, 1 bit select line.
18
       --enables switching between displaying adder result and the input digit.
19
       with IN_SEL select
20
       OUT_VAL <= IN_ADDER when '1',
21
       IN_DIG when '0';
22
23
   end result_display;
```


Subordinate file: PB_Inverters.vhd

```
1   --- Author: Group 3 - Yashashwin Karthikeyan and Roozbeh Ali
2  library ieee;
3  use ieee.std_logic_1164.all;
4
5  entity PB_Inverters is port (
6    pb_n: in std_logic_vector(3 downto 0);
7    pb: out std_logic_vector(3 downto 0)
8  );
9  end PB_Inverters;
10
11  architecture inverter of PB_Inverters is
12  begin
13    pb <= not pb_n; --inverts active-low signal to active-high output
14  end inverter;</pre>
```

Subordinate file: hex_mux.vhd

```
--Authors: Group 3 - Yashashwin Karthikeyan and Roozbeh Ali
   library ieee;
   use ieee.std_logic_1164.all;
   entity hex_mux is port (
       hex_num3, hex_num2, hex_num1, hex_num0 :in std_logic_vector(3 downto 0);
       mux_select
                                                  :in std_logic_vector(1 downto 0);
       hex_out
                                                  :out std_logic_vector(3 downto 0)
   );
9
   end hex mux;
10
11
   architecture mux_logic of hex_mux is
12
   begin
13
        --implemention of 4-to-1 mux
14
        -- Four 4-bit inputs, 2-bit select line
       with mux_select(1 downto 0) select
16
       hex_out <= hex_num0 when "00",</pre>
       hex_num1 when "01",
18
       hex_num2 when "10",
19
       hex_num3 when "11";
20
   end mux_logic;
```

Annotated Simulation Waveform



 END