```
1
     `timescale 1ns / 1ps
 2
    3
    // Company:
    // Engineer:
 4
 5
    //
    // Create Date:
 6
                      12:47:59 06/25/2021
 7
    // Design Name:
 8
    // Module Name:
                      I2C slave
 9
    // Project Name:
    // Target Devices:
10
    // Tool versions:
11
    // Description:
12
13
    //
14
    // Dependencies:
15
    //
    // Revision:
16
    // Revision 0.01 - File Created
17
    // Additional Comments:
18
19
    //
20
    module I2C Slave(
21
22
       inout sda,
23
       inout scl
24
       );
25
26
       localparam ADDRESS = 7'b1000100;
2.7
28
       localparam READ ADDR = 0;
29
       localparam SEND ACK = 1;
30
       localparam READ DATA = 2;
       localparam WRITE DATA = 3;
31
       localparam SEND ACK2 = 4;
32
33
34
       reg [7:0] addr;
35
       reg [7:0] counter;
36
       reg [7:0] state = 0;
37
       reg [7:0] data in = 0;
38
       reg [7:0] data out = 8'b11001100;
39
       reg sda out = 0;
       reg sda in = 0;
40
41
       reg start = 0;
42
       reg write enable = 0;
43
44
       assign sda = (write enable == 1) ? sda out : 'bz;
45
46
       always @(negedge sda) begin
47
          if ((start == 0) && (scl == 1)) begin
48
             start <= 1;
49
             counter <= 7;
50
          end
51
       end
52
53
       always @(posedge sda) begin
          if ((start == 1) && (scl == 1)) begin
54
55
             state <= READ ADDR;</pre>
56
             start <= 0;
57
             write enable <= 0;</pre>
```

```
58
             end
 59
          end
 60
          always @(posedge scl) begin
 61
 62
             if (start == 1) begin
 63
                 case(state)
                    READ ADDR: begin
 64
 65
                        addr[counter] <= sda;</pre>
                       if(counter == 0) state <= SEND ACK;</pre>
 66
 67
                        else counter <= counter - 1;</pre>
 68
                    end
 69
 70
                    SEND ACK: begin
 71
                       if(addr[7:1] == ADDRESS) begin
 72
                           counter <= 7;</pre>
 7.3
                           if(addr[0] == 0) begin
                              state <= READ DATA;
 74
 75
                           end
 76
                           else state <= WRITE DATA;</pre>
 77
                        end
 78
                    end
 79
 80
                    READ DATA: begin
 81
                       data in[counter] <= sda;</pre>
 82
                       if(counter == 0) begin
 83
                          state <= SEND ACK2;
 84
                        end else counter <= counter - 1;</pre>
 85
 86
 87
                    SEND ACK2: begin
 88
                        state <= READ ADDR;
 89
                    end
 90
 91
                    WRITE DATA: begin
 92
                      if(counter == 0) state <= READ ADDR;</pre>
                       else counter <= counter - 1;</pre>
 93
 94
                    end
 9.5
 96
                 endcase
 97
             end
 98
          end
 99
100
          always @(negedge scl) begin
101
             case(state)
102
103
                 READ ADDR: begin
104
                    write enable <= 0;</pre>
105
                 end
106
107
                 SEND ACK: begin
108
                    sda out <= 0;
109
                    write enable <= 1;</pre>
110
                 end
111
112
                 READ DATA: begin
113
                    write enable <= 0;</pre>
114
                 end
```

Fri Jun 25 21:10:21 2021

I2C_Slave.v

```
115
116
                WRITE DATA: begin
117
                   sda out <= data out[counter];</pre>
                   write_enable <= 1;</pre>
118
119
                end
120
121
                SEND_ACK2: begin
                  sda_out <= 0;
122
123
                   write enable <= 1;
124
                end
125
           endcase
126
         end
127 endmodule
128
```