```
1
     `timescale 1ns / 1ps
 2
    3
    // Company:
    // Engineer:
 4
 5
    //
                      12:47:20 06/25/2021
    // Create Date:
 7
    // Design Name:
 8
    // Module Name:
                      I2C Master
 9
    // Project Name:
    // Target Devices:
10
    // Tool versions:
11
    // Description:
12
13
    //
14
    // Dependencies:
15
    //
    // Revision:
16
17
    // Revision 0.01 - File Created
    // Additional Comments:
18
19
    //
20
    module I2C Master(
21
       input wire clk,
22
       input wire rst,
23
24
       input wire [6:0] addr,
25
       input wire [7:0] data in,
26
       input wire enable,
27
       input wire rw,
28
29
       //output reg [7:0] data out,
30
       output wire ready,
31
32
       inout i2c sda,
33
       inout wire i2c scl
34
       );
35
36
       localparam IDLE = 0;
37
       localparam START = 1;
38
       localparam ADDRESS = 2;
39
       localparam READ ACK = 3;
       localparam WRITE DATA = 4;
40
41
       localparam WRITE ACK = 5;
42
       localparam READ DATA = 6;
43
       localparam READ ACK2 = 7;
44
       localparam STOP = 8;
45
46
       localparam DIVIDE BY = 4;
47
48
       req [7:0] state;
49
       reg [7:0] saved addr;
50
       reg [7:0] saved data;
51
       reg [7:0] counter;
52
       reg [7:0] counter2 = 0;
53
       reg write enable;
54
       reg sda out;
55
       reg i2c scl enable = 0;
       reg i2c_clk = 1;
56
57
```

```
58
          assign ready = ((rst == 0) && (state == IDLE)) ? 1 : 0;
 59
          assign i2c scl = (i2c scl enable == 0 ) ? 1 : i2c clk;
 60
          assign i2c sda = (write enable == 1) ? sda out : 'bz;
 61
         always @(posedge clk) begin
 62
             if (counter2 == (DIVIDE BY/2) - 1) begin
 63
 64
                i2c clk <= ~i2c clk;
 65
                counter2 <= 0;</pre>
 66
             end
             else counter2 <= counter2 + 1;</pre>
 67
 68
          end
 69
 70
          always @(negedge i2c clk, posedge rst) begin
 71
             if(rst == 1) begin
 72
                i2c scl enable <= 0;
 73
             end else begin
 74
                if ((state == IDLE) || (state == START) || (state == STOP)) begin
 75
                    i2c scl enable <= 0;
 76
                end else begin
 77
                   i2c scl enable <= 1;
 78
                end
 79
             end
 80
 81
         end
 82
 83
 84
          always @(posedge i2c clk, posedge rst) begin
 85
             if(rst == 1) begin
 86
                state <= IDLE;</pre>
 87
             end
 88
             else begin
 89
                case (state)
 90
 91
                    IDLE: begin
 92
                       if (enable) begin
 93
                          state <= START;</pre>
 94
                          saved addr <= {addr, rw};</pre>
 95
                          saved data <= data in;</pre>
 96
 97
                       else state <= IDLE;</pre>
 98
                    end
 99
100
                    START: begin
101
                       counter <= 7;</pre>
102
                       state <= ADDRESS;</pre>
103
                    end
104
105
                    ADDRESS: begin
106
                       if (counter == 0) begin
107
                          state <= READ ACK;
                       end else counter <= counter - 1;</pre>
108
109
                    end
110
                    READ ACK: begin
111
112
                       if (i2c sda == 0) begin
113
                          counter <= 7;</pre>
114
                          if(saved addr[0] == 0) state <= WRITE DATA;</pre>
```

```
115
                           else state <= READ DATA;</pre>
116
                        end else state <= STOP;</pre>
117
                    end
118
119
                    WRITE DATA: begin
                        if(counter == 0) begin
120
121
                           state <= READ ACK2;</pre>
122
                        end else counter <= counter - 1;</pre>
123
                    end
124
                    READ ACK2: begin
125
126
                       if ((i2c sda == 0) && (enable == 1)) state <= IDLE;</pre>
127
                        else state <= STOP;</pre>
128
                    end
129
130
                    READ DATA: begin
131
                       //data out[counter] <= i2c sda;</pre>
                       if (counter == 0) state <= WRITE ACK;</pre>
132
133
                        else counter <= counter - 1;</pre>
134
                    end
135
136
                    WRITE ACK: begin
137
                      state <= STOP;</pre>
138
                    end
139
140
                    STOP: begin
141
                        state <= IDLE;</pre>
142
143
                 endcase
144
             end
145
         end
146
147
          always @(negedge i2c clk, posedge rst) begin
148
              if(rst == 1) begin
149
                 write enable <= 1;</pre>
150
                 sda out <= 1;
151
             end else begin
152
                 case(state)
153
                    START: begin
154
155
                       write enable <= 1;</pre>
156
                        sda out <= 0;
157
                    end
158
159
                    ADDRESS: begin
160
                        sda out <= saved addr[counter];</pre>
161
                    end
162
163
                    READ ACK: begin
164
                       write enable <= 0;</pre>
165
                    end
166
167
                    WRITE DATA: begin
                       write enable <= 1;</pre>
168
169
                        sda out <= saved data[counter];</pre>
170
                    end
171
```

Fri Jun 25 21:08:24 2021

I2C_Master.v

```
172
                   WRITE_ACK: begin
173
                    write enable <= 1;
174
                     sda out <= 0;
175
                   end
176
177
                   READ DATA: begin
178
                   write_enable <= 0;</pre>
179
180
                   STOP: begin
181
                    write_enable <= 1;
sda_out <= 1;</pre>
182
183
184
185
               endcase
186
           end
187
        end
188
189 endmodule
190
```