




DIGITAL FILTERING USING FPGA

Group 6: Alex, Heewon, Vanshika, Yash






WHAT IS FILTERING



Removing unwanted frequencies (noise) from your signal by either reducing or amplifying certain frequencies.

ANALOG VS. DIGITAL

Analog filters are made of **physical components** such as resistors, capacitors, inductors, and operational amplifiers.





Advantages of Digital Processing

- **Flexibility:** Hardware can easily be **reprogrammed** allowing for easy testing and optimization of different filters (no modification of hardware needed)
- **Cost-Effectiveness:** The same hardware (ADC and processing unit) can be mass-produced and reused for multiple filtering applications, reducing manufacturing costs.



DIGITAL FILTERS

Digital filters use a digital processor to perform **numerical calculations** on values of the signal.



For the same filter specifications, much simpler filter implementation!

- Based on **convolving** your sampled input signal with the filter impulse response
- Can be implemented as a cascade of **Second order sections (SOS)**



APPLICATIONS

Digital filters have a variety of **biomedical applications** as they enhance the quality of physiological signals for accurate diagnosis and monitoring.

Wearable Health Devices

- Enhancing signal quality in devices like fitness trackers, glucose monitors, and heart rate monitors by reducing environmental noise.



Source: [Stelo by Dexcom](#)



Source: [Apple](#)

Electrocardiogram (ECG) & HR Signal Processing

- Filtering noise from ECG signals to improve the accuracy of diagnosing heart conditions





DESIGN SPECIFICATION AND CONSTRAINTS

Fixed Point Representation and Arithmetic for Integers

8-bit signed integer numbers

1-Bit Sign

7-Bit Exponent

Digital Filtering (specifically S.O.S.)

Module should function either as a **second order section and convolutions** to implement designed digital filter.


Full-Duplex UART Communication with MATLAB

Receive and transmit 16-bit signed, floating numbers (no parity)

FIFO Buffers: provide temporary storage to data


Constraints

- Floating point representation — only integers implemented in filter at this moment
- FPGA board compatibility with UART





BLOCK DIAGRAM

Filter module





VERILOG GENERATED BLOCK DIAGRAM

FILTERING USING CONVOLUTION



FIR FILTERING USING S.O.S





BLOCK DIAGRAM



UART

UART stands for **Universal Asynchronous Receiver and Transmitter** and is a serial communication interface that allows data to be transmitted and received one bit at a time over a single data line


Key Components

- Baud Rate Generator
- UART Transmitter
- UART Receiver
- FIFO Buffers


FIFO


- Stores **8-bit numbers** and queue depth is 2^8
- If the **FIFO is full**, no **new data** can be written

Data Reception



Data Transmission





BLOCK DIAGRAM

CODE SNIPPET

Convolution Filter Module

```
module Filter1 #(
    parameter n = 6,           // Number of filter coefficients
    parameter datawidth = 16   // Bit-width of input and coefficients
) (
    input clk,                 // Clock signal
    input rst,                 // Reset signal
    input signed [datawidth-1:0] x_in, // Input signal
    output reg signed [datawidth-1:0] y_out // Filtered output
);

    // Internal registers
    reg signed [datawidth-1:0] shift_reg [0:n-1]; // Shift registers for pipeline
    reg signed [datawidth-1:0] coeff [0:n-1];     // Filter coefficients
    wire signed [datawidth*2-1:0] product [0:n-1]; // Multiplier outputs
    wire signed [datawidth*2-1:0] sum;             // Adder output
    integer i;
    // Coefficients initialization (example values)
    initial begin
        coeff[0] = 16'd4; // Example coefficients
        coeff[1] = 16'd2;
        coeff[2] = 16'd1;
        coeff[3] = 16'd0;
    end
end
```

Filter Size +
Precision of
Arithmetic is
Parameterized

RESULTS

Input: 6-point signal

$X[n] = [2 \ 4 \ 8 \ 16 \ 32 \ 64]$

Filter: 3-point signal

Expected Output Length

$$N = (6+3) - 1 = 8$$

Output: 8-point signal

$y[n] = [-8 \ -20 \ -42 \ -84 \ 88 \ -80 \ 96 \ 64]$

$x[n]$



$h[n]$



$y[n]$



$h[n] = [-4 \ -2 \ -1 \ 0]$


Convolution filter Testbench

Input Signal $x[n]$:
10-point box




*

Filter: Simple
3-point convolution



=

Expected Output $y[n]$



Name

Value

clk

0

rst

0

> x_in[7:0]

64

> y_out[7:0]

64

> N[31:0]

00000000

> datawidth[31:0]

00000000

Input

0 2 4 8 16 32 64



Output

0 -8 -20 -42 -84 88 -80 96 64

00000004


00000008

30.459 ns



BLOCK DIAGRAM


Demo of FIR Filter (SOS) Function



The screenshot displays the MATLAB IDE interface with the following components:

- Editor:** Contains the code for `main.m`, which implements an FIR filter using the `filter` function. The code includes parameter definitions for `COM_PORT`, `BAUD_RATE`, `Fs`, and `T`, followed by initialization and signal processing steps.
- Workspace:** Lists variables defined in the script, including `BAUD_RATE` (9600), `COM_PORT` ('COM6'), `device` (1st Serialport), `Fs` (1000), `original_signal` ([1, 2, 3, 4, 8, 16, 32, 64]), and `T` (0.3000).
- Command Window:** Shows the prompt `R>` and a message: "New to MATLAB? See resources for [Getting Started](#)".
- Current Folder:** Lists files in the `ENGEC311\FinalProject` directory, including `uart_communicate.m`.
- Function Definition:** A sidebar shows the definition of `uart_communicate.m`, which communicates with the FPGA via UART.

```
5 main.m
6 clear;
7 % Parameters
8 COM_PORT = 'COM6'; % Replace with the actual COM port
9 BAUD_RATE = 9600; % Match this with the FPGA UART configuration
10 Fs = 1000; % Sampling frequency (Hz)
11 T = 0.3; % Duration of signal (s)
12 original_signal = [1 2 3 4 8 16 32 64];
13
14 % Initialize serial communication
15 device = uart_init(COM_PORT, BAUD_RATE);
16
17 % Send the signal to the FPGA and receive the filtered signal
18 filtered_signal = uart_communicate(device, original_signal);
19 delete(device);
20
21 % Plot the results
22 plot_signals(t, original_signal, filtered_signal, Fs);
23
```





SUCCESSSES

- Currently is able to **receive and transmit data**
- The SOS filter and convolution filter are able to **adjust to different signals**, able to vary with the number of coefficients and number of bits that represent the coefficients numbers
- Convolution Module Verified in Testbenches




FAILURES

- Floating point numbers not fully verified and implemented
- Optimization for Speed (delay in code in form of debouncers)
- Full Duplex-UART (using a buffer for now)
- SOS Filter (truncation and overflow is causing the error)
- Not storing the filtered data correctly on the FPGA, resulting in incorrect data being transmitted.



FUTURE DIRECTIONS SLIDE

- Mux to control between convolution and SOS – right now we need to program in separately
- Being able dynamically program filter coefficients.



The slide features a dark blue background with white circuit-like lines. These lines form a grid and various geometric shapes, including a small circle at the top center, a vertical line on the left with a small rectangle, and a horizontal line at the bottom with several vertical segments. The overall aesthetic is technical and modern.

Questions?


Digital Filtering using FPGA

ENGEC311: Final Project

Group Members: Alex, Heewon, Vanshika, Yash


Supplemental Information

Analog Filter



Very complex and hard to build

Tolerances of Resistors and Capacitors used need to be very low increasing cost and development time.



Designed using
Analog Devices: Analog Filter Wizard

Filter Specs

Structure: Direct-Form FIR

Order: 17

Stable: Yes

Source: Designed

Store Filter ...

Filter Manager ...

Numerator:

```
-0.025632897712552001751040720023411267903
0.059919262894459826562787441162072354928
0.038892555476952812842927897918343660422
-0.008462910018337550799305546433970448561
-0.062169838859385942453350537562073441222
-0.058083343524860456263958496947452658787
0.044690393684720990108427685072456370108
0.209353452614273766174690649677359033376
0.335165699545522000057928835303755477071
0.335165699545522000057928835303755477071
0.209353452614273766174690649677359033376
0.044690393684720990108427685072456370108
-0.058083343524860456263958496947452658787
-0.062169838859385942453350537562073441222
-0.008462910018337550799305546433970448561
0.038892555476952812842927897918343660422
0.059919262894459826562787441162072354928
-0.025632897712552001751040720023411267903
```

Response Type

- ☒ Lowpass
- ☐ Highpass
- ☐ Bandpass
- ☐ Bandstop
- ☐ Differentiator

Design Method

- ☐ IIR Butterworth
- ☒ FIR Equiripple

Filter Order

☐ Specify order: 10

☒ Minimum order

Options

Density Factor: 20

Frequency Specifications

Units: Hz

Fs: 1000

Fpass: 150

Fstop: 200

Magnitude Specifications

Units: dB

Apass: 1

Astop: 20

Design Filter

UART: Universal Asynchronous Receiver/Transmitter

UART will take transmit data 8 bits at a time

This is not a clocked communication protocol, meaning both devices must 'talk' as the same speed (**Baud Rate, bits per second**)

