

DIGITAL FILTERING USING FPGA

Group 6: Alex, Heewon, Vanshika, Yash










WHAT IS FILTERING




Removing unwanted frequencies (noise) from your signal by either reducing or amplifying certain frequencies.







Analog filters are made of **physical components** such as resistors, capacitors, inductors, and operational amplifiers.




Advantages of Digital Processing


- **Flexibility:** Hardware can easily **be reprogrammed** allowing for easy testing and optimization of different filters (no modification of hardware needed)
- **Cost-Effectiveness**: The same hardware (ADC and processing unit) can be mass-produced and reused for multiple filtering applications, reducing manufacturing costs.



DIGITAL FILTERS

Digital filters use a digital processor to perform **numerical calculations** on values of the signal.





For the same filter specifications, much simpler filter implementation!

- Based on convolving your sampled input signal with the filter impulse response
- Can be implemented as a cascade of Second order sections (SOS)



APPLICATIONS

Digital filters have a variety of **biomedical applications** as they enhance the quality of physiological signals for accurate diagnosis and monitoring.

Wearable Health Devices

 Enhancing signal quality in devices like fitness trackers, glucose monitors, and heart rate monitors by reducing environmental noise.

Electrocardiogram (ECG) & HR Signal Processing

 Filtering noise from ECG signals to improve the accuracy of diagnosing heart conditions





DESIGN SPECIFICATION AND CONSTRAINTS

Fixed Point Representation and Arithmetic for Integers

8-bit signed integer numbers

1-Bit Sign

7-Bit Exponent

Digital Filtering (specifically S.O.S.)

Module should function either as a **second order section and convolutions** to implement designed digital filter.


Full-Duplex UART Communication with MATLAB


Receive and transmit 16-bit signed, floating numbers (no parity)

FIFO Buffers: provide temporary storage to data

Constraints

- Floating point representation only integers implemented in filter at this moment
- FPGA board compatibility with UART






VERILOG GENERATED BLOCK DIAGRAM





FILTERING USING CONVOLUTION





FIR FILTERING USING S.O.S





BLOCK DIAGRAM



UART


UART stands for **Universal Asynchronous Receiver and Transmitter** and is a serial communication interface that allows data to be transmitted and received one bit at a time over a single data line


Key Components


- Baud Rate Generator
- UART Transmitter
- UART Receiver
- FIFO Buffers

FIFO

- Stores 8-bit numbers
 and queue depth is 2⁸
- If the FIFO is full, no new data can be written







CODE SNIPPET

Convolution Filter Module

```
module Filter1 # (
   parameter n = 6,
                                // Number of filter coefficients
   parameter datawidth = 16 // Bit-width of input and coefficients
   input clk,
                               // Clock signal
   input rst,
                               // Reset signal
   input signed [datawidth-1:0] x in, // Input signal
   output reg signed [datawidth-1:0] y out // Filtered output
   // Internal registers
   reg signed [datawidth-1:0] shift reg [0:n-1]; // Shift registers for pipeline
   reg signed [datawidth-1:0] coeff [0:n-1]; // Filter coefficients
   wire signed [datawidth*2-1:0] product [0:n-1]; // Multiplier outputs
   wire signed [datawidth*2-1:0] sum; // Adder output
   integer i;
    // Coefficients initialization (example values)
   initial begin
       coeff[0] = 16'd4; // Example coefficients
       coeff[1] = 16'd2:
       coeff[2] = 16'd1;
       coeff[3] = 16'd0;
    end
```

Filter Size +
Precision of
Arithmetic is
Parameterized

RESULTS

Input: 6-point signal

X[n] = [2 4 8 16 32 64]

Filter: 3-point signal


Expected Output Length N = (6+3) - 1 = 8


Output: 8-point signal


y[n] = [-8 -20 -42 -84 88 -80 96 64]

y[n]


Convolution filter Testbench







Demo of FIR Filter (SOS) Function





SUCCESSES

- Currently is able to receive and transmit data
- The SOS filter and convolution filter are able to adjust to different signals, able to vary with the number of coefficients and number of bits that represent the coefficients numbers
- Convolution Module Verified in Testbenches




FAILURES

- Floating point numbers not fully verified and implemented
- Optimization for Speed (delay in code in form of debouncers)
- Full Duplex-UART (using a buffer for now)
- SOS Filter (truncation and overflow is causing the error)
- Not storing the filtered data correctly on the FPGA, resulting in incorrect data being transmitted.



FUTURE DIRECTIONS SLIDE

- Mux to control between convolution and SOS — right now we need to program in separately
- Being able dynamically program filter coefficients.



Questions?


Digital Filtering using FPGA


ENGEC311: Final Project

Group Members: Alex, Heewon, Vanshika, Yash

Supplemental Information

Analog Filter





Very complex and hard to

Tolerances of Resistors and Capacitors used need to be very low increasing cost and development time.

Designed using
Analog Devices: Analog Filter Wizard



Structure: Direct-Form FIR

Current Filter Information ———

Source: Designed

Store Filter ...

Filter Manager ...

53452614273766174690649677359033376 990393684720990108427685072456370108 83343524860456263958495947452658787 69838859385942453350537562073441222 62910018337550799305546433370448561 92555476952812842927897918343660422 192628945998256278744116207235928 32897712552001751040720023411267903	
90393684720990108427685072456370108 83343524860456263958496947452658787 63838859385342453350537562073441222 62910018337550799305546433970448561 92555476952812842927889791843660422	
0:: 32897712552001751040720023411267903 19262894459826562787441162072354928 925554765928128429278897918343660422 62910018337550799305545433970448561 69838859385942453350537562073441222 83343524880456263938496947452658787 90393664720990108427665072456370108 53452614273766174690649677359033376 65699545522000057928835303755477071	

	Response Type	Filter Order	Frequency Specifications	Magnitude Specifications
1340 1013	Lowpass	Specify order: 10	Units: Hz	Units: dB
DŽ	Bandpass	Minimum order	Fs: 1000	Apass: 1
	Bandstop	Options	Fpass: 150	
F	Differentiator	Density Factor: 20	Fstop: 200	Astop: 20
***	Design Method		200	
	IIR Butterworth			
.	FIR Equiripple			
		De	esign Filter	

UART: Universal Asynchronous Receiver/Transmitter

UART will take transmit data 8 bits at a time

This is not a clocked communication protocol, meaning both devices must 'talk' as the same speed (Baud Rate, bits per second)

