

# Vidyavardhini's College of Engineering and Technology Department of Artificial Intelligence & Data Science

| Experiment No. 2                   |
|------------------------------------|
| Basic gates using universal gates. |
| Name: Yash Patil                   |
| Roll Number: 45                    |
| Date of Performance:               |
| Date of Submission:                |

Aim - To realize the gates using universal gates.

## **Objective** -

- 1) To study the realization of basic gates using universal gates.
- 2) Understanding how to construct any combinational logic function using NAND or NOR gates only.

#### Theory -

AND, OR, NOT are called basic gates as their logical operation cannot be simplified further. NAND and NOR are called universal gates as using only NAND or only NOR, any logic function can be implemented.

# **Components required -**


- 1. IC's 7400(NAND) 7402(NOR)
- 2. Bread Board.
- 3. Connecting wires.

#### Circuit Diagram -

### Implementation using NAND gate:




$$Y = A'$$



| Α | Y |
|---|---|
| 0 | 1 |
| 1 | 0 |

(b) AND gate:


 $Y = A \cdot B$ 



| Α | В | Y |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

(c) OR gate:


$$Y = A + B$$



| Α | В | Y |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |


(d) NOR gate:

$$Y = (A + B)'$$



| Α | В | Y |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

(e) Ex-OR gate:  $Y = A \oplus B$ 



| Α | В | Y |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

### Implementation using NOR gate:




$$Y = A'$$



| Α | Y |
|---|---|
| 0 | 1 |
| 1 | 0 |

(b) AND gate:


$$Y = A \cdot B$$



| Α | В | Y |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

(c) OR gate:


$$Y = A + B$$



| Α | В | Y |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

(d) NAND gate:

$$Y = (AB)'$$



| Α | В | Y |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

(e) Ex-NOR gate:

$$Y = A \odot B = (A \oplus B)'$$


| A B Y |
|-------|
|       |

| A | В | Y |
|---|---|---|
|   |   |   |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

### **Procedure:**

- a) Connections are made as per the circuit diagrams.
- b) By applying the inputs, the outputs are observed and the operations are verified with the help of truth table.

# **Output:**



### Conclusion -

In this lab, I explored the function of the basic logic gates. I learned how to implement them on a breadboard with integrated circuits. I tested the output voltage of the breadboard circuits using the multi-meter, and ensured the results corresponded with the truth table of the logic gate tested. Students learn how to follow the lab manual, how to use the breadboard, how to use the equipment in the lab, and how to properly design and test a circuit