CSE-511 COMPUTER ARCHITECTURE

Mid-Semester Group Project Evaluation: (Group-10)

Group Members:

- Aanya Trehan (aanya20419@iiitd.ac.in)
- Apoorva Arya (apoorva20032@iiitd.ac.in)
- Jayan Pahuja (jayan20071@iiitd.ac.in)
- Yashika Singh (yashika20161@iiitd.ac.in)

Mid-Semester Deliverables:

We have elaborated the mid-project deliverables for your convenience, which can be found only after reading the aforementioned project's details.
Following are deliverables for MPE:
1. Your simulator must read and interpret the traffic file.
2. Your simulator must be able to read and interpret the delays file.
3. Your simulator must also support at least one of the routing algorithms.
4. Your simulator must also be able to inject packets as per the traffic file.
5. A working simulator that can generate the log file for at least PVA mode.
6. A working simulator that can generate the report file for at least PVA mode.
7. The log file should include the cycle count and the flits received in that cycle.

Github Repository Link:

https://github.com/Yashika01Singh/CA_Project

Files Used:

- clock.py : For implementing the clock
- crossbar.py : For implementing the crossbar
- router.py: For implementing the router
- mesh.py: For implementing the 3x3 Mesh of routers
- port.py : For implementing the ports for routers
- send.py : For implementing the routing algorithms for packet transmission.

Calculation for delay:

The calculation for delay is done as follows:

Delay = Max(X_Bar Delay, SA Delay, Buffer Delay)

Mesh Structure:

```
# A --- B --- C
# |  |  |
# D --- E --- F
# |  |  |
# G --- H --- I
```