CovertCraft:FPGA Synthesis of a Covert Channel in Fully Associative Cache with Random Eviction

Dhruv Gupta - BT/CSE/220361 Pragati Agrawal - BT/CSE/220779

Supervisors:

Prof. Mainak Chaudhuri Prof. Debadatta Mishra Ms. Yashika Verma (Mentor)



Department of Computer Science and Engineering Indian Institute of Technology Kanpur







CovertCraft is a timing-based covert channel on a fully associative cache with random replacement.



- CovertCraft is a timing-based covert channel on a fully associative cache with random replacement.
- A sender and a receiver agree on a predefined protocol and exploit the latency difference between a cache hit and a cache miss to communicate covertly.



- ► CovertCraft is a timing-based covert channel on a fully associative cache with random replacement.
- A sender and a receiver agree on a predefined protocol and exploit the latency difference between a cache hit and a cache miss to communicate covertly.
- It can lead to security breach.



- ► CovertCraft is a timing-based covert channel on a fully associative cache with random replacement.
- A sender and a receiver agree on a predefined protocol and exploit the latency difference between a cache hit and a cache miss to communicate covertly.
- It can lead to security breach.
- ► Such a cache was proposed as a solution against timing-based covert channels.

Overview






Figure: Covert channel in a real system¹

¹Source: https://ieeexplore.ieee.org/document/7163050 → ← ≧ → → へ へ



► **LeakyRand** provides such a covert channel which is efficient and has a very low bit error rate.



- ► **LeakyRand** provides such a covert channel which is efficient and has a very low bit error rate.
- CovertCraft takes inspiration from this and demonstrates a simpler version of it on a Spartan 3E FPGA board.



- ► **LeakyRand** provides such a covert channel which is efficient and has a very low bit error rate.
- CovertCraft takes inspiration from this and demonstrates a simpler version of it on a Spartan 3E FPGA board.
- We synthesize a small 16-entry fully associative cache with random replacement policy and a sender and a receiver on the board.



- ► **LeakyRand** provides such a covert channel which is efficient and has a very low bit error rate.
- CovertCraft takes inspiration from this and demonstrates a simpler version of it on a Spartan 3E FPGA board.
- We synthesize a small 16-entry fully associative cache with random replacement policy and a sender and a receiver on the board.
- We use this to demonstrate the working of LeakyRand on hardware.

Design



Design: Verilog






Figure: Classification of modules

Pragati & Dhruv CovertCraft November 12, 2024 5 / 48

Design:Environment






Figure: Flow of control and data between modules






Figure: Parts of the Controller






Figure: Parts of the Controller

We used an LFSR based pseudo-random generator to have random replacement policy in the cache.







Figure: Parts of the Controller

- ► We used an LFSR based pseudo-random generator to have random replacement policy in the cache.
- ► The controller has a 2 stage blocking pipeline with a **4 cycle** miss latency and **2 cycle** hit latency.

Pragati & Dhruv CovertCraft November 12, 2024 7 / 48





Queue representation

Figure: Implementation of invalid tracker

► Invalid tracker is a FIFO queue to keep track of invalid blocks in the cache.

Design:Receiver



Design:Receiver






Figure: Receiver FSM








Figure: CRFill step











- flag = 0:
 CRFill

 crf_total_count == crf_total_cycles -1

 crf_total_cycles -1
 - ► We start with a full cache, the receiver accesses its blocks and tries to achieve 100% cache occupancy.
 - ▶ Difficult to achieve this because of random replacement policy.







- ► We start with a full cache, the receiver accesses its blocks and tries to achieve 100% cache occupancy.
- Difficult to achieve this because of random replacement policy.
- ▶ Optimised *Occupancy Sequence* is used for this step, for example $(1x)(1.1x)^2(1.2x)^3$.






Figure: CRFill step



14 / 48






Figure: CRProbe step

Pragati & Dhruv CovertCraft November 12, 2024











► The receiver calculates its occupancy. Performs a series of access-flush operations.



► The receiver calculates its occupancy. Performs a series of access-flush operations. Each hit creates a new hole.



- ► The receiver calculates its occupancy.
- Performs a series of access-flush operations.
- Each hit creates a new hole.
- Fills all the holes.








Figure: CRProbe step

Design:Sender



Design:Sender







Figure: Sender FSM


Pragati & Dhruv CovertCraft November 12, 2024 18 / 48

Sender: Communication































To communicate bit 1:

- Accesses all its blocks
- Then flushes all its blocks.
- Creates atleast one hole in the cache.
- ► To communicate bit 0:
 - Don't disturb reciever's blocks.





- ► To communicate bit 1:
 - Accesses all its blocks
 - Then flushes all its blocks
 - Creates atleast one hole in the cache.
- To communicate bit 0:
 - Don't disturb reciever's blocks.



Note

The set of addresses sender uses is disjoint from the set of addresses receiver uses.

Design:Sender






Figure: Sender FSM

Pragati & Dhruv CovertCraft November 12, 2024 20 / 48








Figure: Communication step

←□ → ←□ → ← ≥ → ← ≥ → へへ


















- ► Looks-up for its occupied blocks.
- ightharpoonup Any Miss \implies 1.
- ightharpoonup All Hits \implies 0.





- ► Looks-up for its occupied blocks.
- ightharpoonup Any Miss \implies 1.
- ightharpoonup All Hits \implies 0.
- Recovers the state of the cache.






Figure: Communication step

Pragati & Dhruv CovertCraft November 12, 2024 23 / 48








Figure: Possibility of Error






Figure: Possibility of Error

► If occupancy ≠ 100%, sender may only evict non-receiver blocks.






Figure: Possibility of Error

- ► If occupancy ≠ 100%, sender may only evict non-receiver blocks.
- ► Holes created by the sender may never get filled.

Pragati & Dhruv CovertCraft November 12, 2024 25 / 48






Figure: Possibility of Error

- ► If occupancy ≠ 100%, sender may only evict non-receiver blocks.
- ► Holes created by the sender may never get filled.
- ► Result: Sender sent 1, but receiver received 0!

Pragati & Dhruv CovertCraft November 12, 2024 25 / 48

Receiver: EDC step








Figure: Error-Detection-Correction Step

Pragati & Dhruv CovertCraft November 12, 2024 26 / 48












Sender sends a marker bit 1. Receiver counts the number of misses ror-Detection-Correction




- ► Sender sends a marker bit 1.
- ► Receiver counts the number of misses.ror-Detection-Correction
- Number of misses = sndr_probe_blocks ⇒ a hole cannot be present ⇒ Error Correction not needed.

4日 → 4日 → 4 目 → 4 目 → 9 Q ○











ightharpoonup Access a block X o flush block X o creates a hole. Access ALL its blocks:



- ▶ Access a block $X \rightarrow$ flush block $X \rightarrow$ creates a hole.
- ► Access ALL its blocks:
 - No miss detected ⇒ A hole was there, access X again, increase occupancy by 1.



- ▶ Access a block $X \rightarrow$ flush block $X \rightarrow$ creates a hole.
- ► Access ALL its blocks:
 - No miss detected ⇒ A hole was there, access X again, increase occupancy by 1.
 - Miss detected

 No hole in cache, stop error correction.



- ▶ Access a block $X \rightarrow$ flush block $X \rightarrow$ creates a hole.
- ► Access ALL its blocks:
 - No miss detected ⇒ A hole was there, access X again, increase occupancy by 1.
 - Miss detected

 No hole in cache, stop error correction.
- Repeat until miss detected.

Receiver: EDC step






Figure: Error-Detection-Correction Step

Design:Receiver






Figure: Receiver FSM: Complete view


◄□▶◀圖▶◀불▶◀불▶ 불 ∽Q҈

Results & Observations



Results & Observations






► A better occupancy sequence significantly increases the initial cache occupancy of the receiver.


Results & Observations













► If ECI ↑, then Bandwidth ↑.





- ► If ECI ↑, then Bandwidth ↑.
- ► If SPB ↓, then Bandwidth ↑.







- ► If ECI ↑, then Bandwidth ↑.
- ▶ If SPB \downarrow , then Bandwidth \uparrow .
- Bandwidth Overhead for a larger occupancy sequence is negligible.












▶ If ECI \downarrow , then BER \downarrow .






- ► If ECI ↓, then BER ↓.
- ▶ If SPB \uparrow , then BER \downarrow .



36 / 48



- ▶ If ECI \downarrow , then BER \downarrow .
- ► If SPB ↑, then BER ↓.
- ► A better occupancy sequence reduces the errors significantly.

Pragati & Dhruv CovertCraft November 12, 2024

Demonstration






Figure: Input Convention




Figure: Sequence of Input Data



38 / 48



Increase the cache size.



- Increase the cache size.
- Introduce multiple levels in the cache hierarchy.

Pragati & Dhruv CovertCraft November 12, 2024 38 / 48



- Increase the cache size.
- Introduce multiple levels in the cache hierarchy.
- ► Introduce DRAM support.



- Increase the cache size.
- Introduce multiple levels in the cache hierarchy.
- ► Introduce DRAM support.
- Make the cache non-blocking. This will make miss and hit latencies variable.



- Increase the cache size.
- Introduce multiple levels in the cache hierarchy.
- ► Introduce DRAM support.
- Make the cache non-blocking. This will make miss and hit latencies variable.
- ► Make the sender and receiver software processes.



- Increase the cache size.
- Introduce multiple levels in the cache hierarchy.
- ► Introduce DRAM support.
- Make the cache non-blocking. This will make miss and hit latencies variable.
- ► Make the sender and receiver software processes.
- ► Use a better pseudo-random generator.



Thank you for Attending!

See you in our next UGP presentation:)



Pragati & Dhruv CovertCraft November 12, 2024 39 / 48



Questions and Answers!

Bandwidth Calculation



▶ Parameter values:

- No. of cache blocks(num) = 16
- SPB = 2
- ECI = 128
- Occupancy sequence = $(1x)(1.1x)^2(1.2x)^3 \implies (16)(18)^2(19)^3$.
- CRProbe blocks (crp_blocks)= (16+18+19) = 53
- String length (len) = 1024
- No. of marker bits (mb) = 7
- Miss Latency (ML) = 4
- Hit Latency (HL) = 2

Bandwidth Calculation



- ► **CRFill time:** (16 + (18 * 2) + (19 * 3)) * ML = (109) * 4 = 436
- ► CRProbe time: 53(ML + HL) + (num * ML) = 53 * 6 + (16 * 4) + 2 = 384
- ► Comm (per bit): SPB(ML+HL)+SPB*ML+HL(num-SPB) = 2*6+2*4+14*2 = 48
- ► EDC (per m-bit): Comm + SPB(ML + HL + HL(num - 1) + ML + ML) =Comm + SPB(3ML + num * HL) = 48 + 2(12 + 32) = 136
- ► Total Comm cycles: 48 * 1024 = 49152
- ▶ **Total EDC cycles:** 136 * 7 = 952
- ► Total Cycles(end to end): 436 + 384 + 49152 + 952 = 50924
- ► Clock Cycle Time: 20ns
- ► Total time taken for 1024 bits: 50924 * 20ns = 1018480ns = 1018.48us
- **Bandwidth:** $1024/1018.48 * 10^6 = 1.01 Mbps$








Figure: LFSR²

Port Connections for Input



44 / 48




Figure: Input Port Connections

Port Connections for Controller






Figure: Cache Controller Port Connections

Port Connections for Sender






Figure: Sender Port Connections

Port Connections for Receiver



47 / 48




Figure: Receiver Port Connections

Port Connections for Output






Figure: Output Port Connections