

# CovertCraft:FPGA Synthesis of a Covert Channel in Fully Associative Cache with Random Eviction

*Dhruv Gupta - BT/CSE/220361*

*Pragati Agrawal - BT/CSE/220779*

## **Supervisors:**

Prof. Mainak Chaudhuri

Prof. Debadatta Mishra

Ms. Yashika Verma (Mentor)



Department of Computer Science and Engineering  
Indian Institute of Technology Kanpur

# Introduction





- CovertCraft is a timing-based covert channel on a fully associative cache with random replacement.



- ▶ CovertCraft is a timing-based covert channel on a fully associative cache with random replacement.
- ▶ A sender and a receiver agree on a predefined protocol and exploit the latency difference between a cache hit and a cache miss to communicate covertly.



- ▶ CovertCraft is a timing-based covert channel on a fully associative cache with random replacement.
- ▶ A sender and a receiver agree on a predefined protocol and exploit the latency difference between a cache hit and a cache miss to communicate covertly.
- ▶ It can lead to security breach.



- ▶ CovertCraft is a timing-based covert channel on a fully associative cache with random replacement.
- ▶ A sender and a receiver agree on a predefined protocol and exploit the latency difference between a cache hit and a cache miss to communicate covertly.
- ▶ It can lead to security breach.
- ▶ Such a cache was proposed as a solution against timing-based covert channels.




Figure: Covert channel in a real system<sup>1</sup>

<sup>1</sup>Source : <https://ieeexplore.ieee.org/document/7163050>



- **LeakyRand** provides such a covert channel which is efficient and has a very low bit error rate.





- ▶ **LeakyRand** provides such a covert channel which is efficient and has a very low bit error rate.
- ▶ **CovertCraft** takes inspiration from this and demonstrates a simpler version of it on a Spartan 3E FPGA board.



- ▶ **LeakyRand** provides such a covert channel which is efficient and has a very low bit error rate.
- ▶ **CovertCraft** takes inspiration from this and demonstrates a simpler version of it on a Spartan 3E FPGA board.
- ▶ We synthesize a small 16-entry fully associative cache with random replacement policy and a sender and a receiver on the board.



- ▶ **LeakyRand** provides such a covert channel which is efficient and has a very low bit error rate.
- ▶ **CovertCraft** takes inspiration from this and demonstrates a simpler version of it on a Spartan 3E FPGA board.
- ▶ We synthesize a small 16-entry fully associative cache with random replacement policy and a sender and a receiver on the board.
- ▶ We use this to demonstrate the working of **LeakyRand** on hardware.






Figure: Classification of modules




Figure: Flow of control and data between modules




Figure: Parts of the Controller




Figure: Parts of the Controller

- We used an LFSR based pseudo-random generator to have random replacement policy in the cache.







Figure: Parts of the Controller

- ▶ We used an LFSR based pseudo-random generator to have random replacement policy in the cache.
- ▶ The controller has a 2 stage blocking pipeline with a **4 cycle** miss latency and **2 cycle** hit latency.



## Queue representation

Figure: Implementation of invalid tracker

- Invalid tracker is a FIFO queue to keep track of invalid blocks in the cache.






Figure: Receiver FSM

# Receiver: CRFill step






Figure: CRFill step

# Receiver: CRFill step




# Receiver: CRFill step



- We start with a full cache, the receiver accesses its blocks and tries to achieve 100% cache occupancy.


# Receiver: CRFill step



- ▶ We start with a full cache, the receiver accesses its blocks and tries to achieve 100% cache occupancy.
- ▶ Difficult to achieve this because of random replacement policy.



# Receiver: CRFill step



- ▶ We start with a full cache, the receiver accesses its blocks and tries to achieve 100% cache occupancy.
- ▶ Difficult to achieve this because of random replacement policy.
- ▶ Optimised *Occupancy Sequence* is used for this step, for example  $(1x)(1.1x)^2(1.2x)^3$ .

# Receiver: CRFill step




Figure: CRFill step

# Receiver: CRProbe step






Figure: CRProbe step


# Receiver: CRProbe step




# Receiver: CRProbe step



# Receiver: CRProbe step




# Receiver: CRProbe step



- ▶ The receiver calculates its occupancy.
- ▶ Performs a series of access-flush operations.
- ▶ Each hit creates a new hole.

## Receiver: CRProbe step





# Receiver: CRProbe step




Figure: CRProbe step








Figure: Sender FSM

# Sender: Communication




► To communicate bit 1:




## ► To communicate bit 1:

- Accesses all its blocks




► To communicate bit 1:

- Accesses all its blocks
- Then flushes all its blocks



## ► To communicate bit 1:

- Accesses all its blocks
- Then flushes all its blocks
- Creates atleast one hole in the cache.






► To communicate bit 1:


- Accesses all its blocks
- Then flushes all its blocks
- Creates atleast one hole in the cache.

► To communicate bit 0:




- To communicate bit 1:
  - Accesses all its blocks
  - Then flushes all its blocks
  - Creates atleast one hole in the cache.
- To communicate bit 0:
  - Don't disturb receiver's blocks.

**JUST DO NOTHING.**



- ▶ To communicate bit 1:
  - Accesses all its blocks
  - Then flushes all its blocks
  - Creates atleast one hole in the cache.
- ▶ To communicate bit 0:
  - Don't disturb receiver's blocks.



## Note

The set of addresses sender uses is disjoint from the set of addresses receiver uses.




Figure: Sender FSM

# Receiver: Communication






Figure: Communication step

# Receiver: Communication





# Receiver: Communication



► Looks-up for its occupied blocks.


► Any Miss  $\Rightarrow$  1.

flag = 1:  
CRProbe


flag = 3:  
Error-Detection-Correction



# Receiver: Communication



- Looks-up for its occupied blocks.
- Any Miss  $\Rightarrow$  1.
- All Hits  $\Rightarrow$  0.



# Receiver: Communication




Figure: Communication step

# How errors can occur?



# How errors can occur?




Figure: Possibility of Error

# How errors can occur?




Figure: Possibility of Error

- If occupancy  $\neq 100\%$ , sender may only evict non-receiver blocks.

# How errors can occur?




Figure: Possibility of Error

- ▶ If occupancy  $\neq$  100%, sender may only evict non-receiver blocks.
- ▶ Holes created by the sender may never get filled.

# How errors can occur?




Figure: Possibility of Error

- ▶ If occupancy  $\neq$  100%, sender may only evict non-receiver blocks.
- ▶ Holes created by the sender may never get filled.
- ▶ Result: Sender sent 1, but receiver received 0!



# Receiver: EDC step






Figure: Error-Detection-Correction Step


# Receiver: Error Detection




# Receiver: Error Detection



# Receiver: Error Detection





# Receiver: Error Detection



- ▶ Sender sends a marker bit 1.
- ▶ Receiver counts the number of misses.
- ▶ Number of misses = *sndr\_probe\_blocks*  $\Rightarrow$  a hole cannot be present  $\Rightarrow$  Error Correction not needed.

# Receiver: Error Correction






- ▶ Access a block  $X \rightarrow$  flush block  $X \rightarrow$  creates a hole.
- ▶ Access ALL its blocks:

flag = 1:  
CRProbe


flag = 2:  
Communication

string

environment









- ▶ Access a block  $X \rightarrow$  flush block  $X \rightarrow$  creates a hole.
- ▶ Access ALL its blocks:
  - No miss detected  $\Rightarrow$  A hole was there, access  $X$  again, **increase occupancy by 1.**

- ▶ Access a block  $X \rightarrow$  flush block  $X \rightarrow$  creates a hole.
- ▶ Access ALL its blocks:
  - No miss detected  $\Rightarrow$  A hole was there, access  $X$  again, **increase occupancy by 1.**
  - Miss detected  $\Rightarrow$  No hole in cache, stop error correction.



- ▶ Access a block  $X \rightarrow$  flush block  $X \rightarrow$  creates a hole.
- ▶ Access ALL its blocks:
  - No miss detected  $\Rightarrow$  A hole was there, access  $X$  again, **increase occupancy by 1.**
  - Miss detected  $\Rightarrow$  No hole in cache, stop error correction.
- ▶ Repeat until miss detected.



# Receiver: EDC step




Figure: Error-Detection-Correction Step





Figure: Receiver FSM: Complete view







- A better occupancy sequence significantly increases the initial cache occupancy of the receiver.






# Results & Observations






► If ECI  $\uparrow$ , then Bandwidth  $\uparrow$ .



- ▶ If ECI  $\uparrow$ , then Bandwidth  $\uparrow$ .
- ▶ If SPB  $\downarrow$ , then Bandwidth  $\uparrow$ .





- ▶ If ECI  $\uparrow$ , then Bandwidth  $\uparrow$ .
- ▶ If SPB  $\downarrow$ , then Bandwidth  $\uparrow$ .
- ▶ Bandwidth Overhead for a larger occupancy sequence is negligible.

# Results & Observations




# Results & Observations






► If ECI ↓, then BER ↓.



- ▶ If ECI ↓, then BER ↓.
- ▶ If SPB ↑, then BER ↓.





- ▶ If ECI ↓, then BER ↓.
- ▶ If SPB ↑, then BER ↓.
- ▶ A better occupancy sequence reduces the errors significantly.




Figure: Input Convention




Figure: Sequence of Input Data

# Future Improvements





- Increase the cache size.



- ▶ Increase the cache size.
- ▶ Introduce multiple levels in the cache hierarchy.



- ▶ Increase the cache size.
- ▶ Introduce multiple levels in the cache hierarchy.
- ▶ Introduce DRAM support.



- ▶ Increase the cache size.
- ▶ Introduce multiple levels in the cache hierarchy.
- ▶ Introduce DRAM support.
- ▶ Make the cache non-blocking. This will make miss and hit latencies variable.



- ▶ Increase the cache size.
- ▶ Introduce multiple levels in the cache hierarchy.
- ▶ Introduce DRAM support.
- ▶ Make the cache non-blocking. This will make miss and hit latencies variable.
- ▶ Make the sender and receiver software processes.





- ▶ Increase the cache size.
- ▶ Introduce multiple levels in the cache hierarchy.
- ▶ Introduce DRAM support.
- ▶ Make the cache non-blocking. This will make miss and hit latencies variable.
- ▶ Make the sender and receiver software processes.
- ▶ Use a better pseudo-random generator.



# Thank you for Attending!

See you in our next UGP presentation :)

# Questions and Answers!



## ► Parameter values:

- No. of cache blocks(num) = 16
- SPB = 2
- ECI = 128
- Occupancy sequence =  
 $(1x)(1.1x)^2(1.2x)^3 \implies (16)(18)^2(19)^3$ .
- CRProbe blocks (crp\_blocks)=  $(16+18+19) = 53$
- String length (len) = 1024
- No. of marker bits (mb) = 7
- Miss Latency (ML) = 4
- Hit Latency (HL) = 2



- ▶ **CRFill time:**  $(16 + (18 * 2) + (19 * 3)) * ML = (109) * 4 = 436$
- ▶ **CRProbe time:**  
 $53(ML + HL) + (num * ML) = 53 * 6 + (16 * 4) + 2 = 384$
- ▶ **Comm (per bit):**  
 $SPB(ML + HL) + SPB * ML + HL(num - SPB) = 2 * 6 + 2 * 4 + 14 * 2 = 48$
- ▶ **EDC (per m-bit):**  
 $Comm + SPB(ML + HL + HL(num - 1) + ML + ML) =$   
 $Comm + SPB(3ML + num * HL) = 48 + 2(12 + 32) = 136$
- ▶ **Total Comm cycles:**  $48 * 1024 = 49152$
- ▶ **Total EDC cycles:**  $136 * 7 = 952$
- ▶ **Total Cycles(end to end):**  $436 + 384 + 49152 + 952 = 50924$
- ▶ **Clock Cycle Time:**  $20ns$
- ▶ **Total time taken for 1024 bits:**  
 $50924 * 20ns = 1018480ns = 1018.48us$
- ▶ **Bandwidth:**  $1024 / 1018.48 * 10^6 = 1.01Mbps$




Figure: LFSR<sup>2</sup>

<sup>2</sup>Source : [https://en.wikipedia.org/wiki/File:LFSR\\_F16.svg](https://en.wikipedia.org/wiki/File:LFSR_F16.svg)

# Port Connections for Input




Figure: Input Port Connections

# Port Connections for Controller




Figure: Cache Controller Port Connections



# Port Connections for Sender




Figure: Sender Port Connections

# Port Connections for Receiver




Figure: Receiver Port Connections

# Port Connections for Output




Figure: Output Port Connections