

Digital Logic	Design	Final Exam	
(EE1005)	J	Total Time:	3Hrs
Date: May 26 th , 2025		Total Marks:	50
Course Instructor(s)		Total Questions:	6
Dr. Rabia Tabassum Dr. Adeel ,Mr. Abuzar, Mr. Ishtiaq, Mr. Javiad Qureshi, Mr. Kashif, Mr. Rahim, Mr. Usman, Mr. Zulfiqar Ali			
Roll No	Section	Student Signature	
CLO#1 Understand the k	Attempt all the knowledge of number syst	=	[5 marks]
Q1(a) Convert decimal 28: $28_{10} \rightarrow Gray \ code = 10$ $31_{10} \rightarrow Gray \ code = 10$ (b) Express the decimal nu 2's complement forms. ign-Magnitude 1111011	0010 ₂ 0000 ₂ mber -239 as an 8-bit num	nber in the sign-magnitude, 1's comp	[2] blement, and [3]
_	esented in 8-bit sign-ma	gnitude!	
1's Complement 000100	9	6	
2's Complement 000100			
CLO # 2 Techniques to de	esign logic circuits.		[10 marks]
Q2:(a) Simplify the follow creating truth table:	ing Boolean expressions,	using four-variable K-maps only, wi	thout [3]
i) $A\bar{B}C + \bar{B}\bar{C}\bar{D} + BC\bar{D}$	$CD + AC\overline{D} + \overline{A}\overline{B}C + \overline{A}B\overline{C}$	ĪD	





ii) $\bar{A}\bar{B}\bar{C}\bar{D} + A\bar{C}\bar{D} + \bar{B}C\bar{D} + \bar{A}BCD + B\bar{C}D$



b) Implement NAND-NAND and OR-NAND for the following function: $F[A,B,C,D] = \sum\{0,1,2,3,6,10,11,14\}$


[3]





F = A'B' + C'D' + B'C'


F = (BC)'(AC)'(BD)'



c) In a water pumping station there are three pumps (x, y, z) that are to be monitored. If x=1 it implies that pump x is on and working. You are required to design a combinational circuit to raise an alarm when the majority of the pump fails. Derive the minimal Boolean expression for this combinational circuit using K-map and construct the logical circuit diagram. [4]


Truth Table

X	Y	Z	Alarm
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0



K-map

Equation: X'Y' + X'Z' + Y'Z'



CLO #3 Analyze small –scale combinational digital circuits.


[10 marks]

[3]


- **Q3** (a) Design a simplified Digital Logic Circuit for a BCD to 7-Segment Decoder. Following steps are required.
 - (i) Find the truth table. (Input variables are D3 D2, D1 and D0)
 - (ii) Plot the K-Maps ONLY for outputs segment a,b and c.
 - (iii) Simplify the K-Maps output functions in sum of product (SOP) form.


Truth Table for 7 Segment Decoder

Decimal	- Ir	put	line	s	Output lines			Display				
Digit	∢	В	С	D	а	b	С	d	е	f	g	pattern
0	0	0	0	0	1	1	1	1	1	1	0	8
1	0	0	0	1	0	1	1	0	0	0	0	8
2	0	0	1	0	1	1	0	1	1	0	1	8
3	0	0	1	1	1	1	1	1	0	0	1	- 8
4	0	1	0	0	0	1	1	0	0	1	1	8
5	0	1	0	1	1	0	1	1	0	1	1	8
6	0	1	1	0	1	0	1	1	1	1	1	-8
7	0	1	1	1	1	1	1	0	0	0	0	8
8	1	0	0	0	1	1	1	1	1	1	1	8
9	1	0	0	1	1	1	1	1	0	1	1	8




(b) The full-adder in Fig-1 is tested under all input conditions with the input waveforms shown. From your observation of the \sum and C_{out} waveforms, is it operating properly, and if not, what is the most likely fault? [2]






(c) Determine the output (Y0-Y7) waveform for the De-multiplexer shown in Fig -2 for the data select lines and enable input lines are shown in Fig 3. (**Consider G2A and G2B Low**) [4]




(d) The circuit Fig-3 is supposed to be a simple digital combination lock whose output will generate an active—LOW signal for only one combination of inputs. Modify the circuit diagram for active HIGH output. Also, determine the input conditions needed to cause the output to go to its active state.




CLO # 4 Analyze Sequential Circuits to utilize in different applications.

[3 marks]

Q4:(a)Two edge-triggered J-K flip-flops are shown in Fig-4 below. If the inputs are as shown, draw the Q output of each flip-flop relative to the clock, and explain the difference between the two. The flip-flops are initially RESET. [2]





(b) For a gated D latch, the waveforms shown in Fig-5 below are observed on its inputs. Draw the timing diagram showing the output waveform you would expect to see at Q if the latch is initially RESET.






Fig-5




CLO # 4 Analyze Sequential Circuits to utilize in different applications.


[14 marks]


Q5. (a) Using JK flip flop design a synchronous counter that counts the sequence (0-1-3-2-6-7-5-4) [6]







(b) Design a UP/DOWN counter using D flip-flops to produce the following sequence (1-4-5-7-2). [4]












(c) Show how to connect a 4-bit asynchronous counter for the moduli (i) 13 (ii) 12.




(d) For the ripple counter shown in Fig-6 below, show the complete timing diagram for eight clock pulses, showing the clock, Q0, and Q1 waveforms. [2]




Q6: (a) Draw 6- bit Johnson Counter and the Timing Diagram [Initially all input are RESET] [3]






(c) Draw the states of the 5-bit register in Fig-7, for the specified data input (10111₂) and clock waveforms. Assume that register is initially cleared.



[3]



GOOD LUCK