

Digital Logic Design (EE1005)

Date: May 26th, 2025

Course Instructor(s)

Dr. Rabia Tabassum
Dr. Adeel, Mr. Abuzar,
Mr. Ishtiaq,
Mr. Javiad Qureshi,
Mr. Kashif,
Mr. Rahim,
Mr. Usman,
Mr. Zulfiqar Ali

Final Exam

Total Time: 3Hrs

Total Marks: 50

Total Questions: 6

Roll No

Section

Student Signature

Attempt all the questions.

CLO # 1 Understand the knowledge of number systems and their operations [5 marks]

Q1(a) Convert decimal 28_{10} and 31_{10} to Gray code. [2]

☐ $28_{10} \rightarrow \text{Gray code} = 10010_2$

☐ $31_{10} \rightarrow \text{Gray code} = 10000_2$

(b) Express the decimal number -239 as an 8-bit number in the sign-magnitude, 1's complement, and 2's complement forms. [3]

ign-Magnitude 111101111 ✗ (9 bits, invalid!)

☒ So: 239 can't be represented in 8-bit sign-magnitude!


1's Complement 00010000

2's Complement 00010001


CLO # 2 Techniques to design logic circuits. [10 marks]

Q2:(a) Simplify the following Boolean expressions, using four-variable K-maps only, without creating truth table: [3]

i) $\bar{A}\bar{B}C + \bar{B}\bar{C}\bar{D} + BCD + AC\bar{D} + \bar{A}\bar{B}C + \bar{A}B\bar{C}D$




ii) $\bar{A}\bar{B}\bar{C}\bar{D} + A\bar{C}\bar{D} + \bar{B}C\bar{D} + \bar{A}BCD + B\bar{C}D$



b) Implement NAND-NAND and OR-NAND for the following function:
 $F[A, B, C, D] = \sum\{0, 1, 2, 3, 6, 10, 11, 14\}$


[3]

National University of Computer and Emerging Sciences Karachi Campus




$$F = A'B' + C'D' + B'C'$$

$$F = (BC)'(AC)'(BD)'$$




$$F' = BC + AC + BD$$



c) In a water pumping station there are three pumps (x, y, z) that are to be monitored. If x=1 it implies that pump x is on and working. You are required to design a combinational circuit to raise an alarm when the majority of the pump fails. Derive the minimal Boolean expression for this combinational circuit using K-map and construct the logical circuit diagram. [4]


Truth Table

X	Y	Z	Alarm
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0



K-map

$$\text{Equation: } X'Y' + X'Z' + Y'Z'$$



CLO # 3 Analyze small –scale combinational digital circuits.

[10 marks]

Q3 (a) Design a simplified Digital Logic Circuit for a BCD to 7-Segment Decoder.

[3]

Following steps are required.

- (i) Find the truth table. (Input variables are D3 D2, D1 and D0)
- (ii) Plot the K-Maps ONLY for outputs segment a,b and c.
- (iii) Simplify the K-Maps output functions in sum of product (SOP) form.

Truth Table for 7 Segment Decoder

Decimal Digit	Input lines				Output lines							Display pattern
	A	B	C	D	a	b	c	d	e	f	g	
0	0	0	0	0	1	1	1	1	1	1	0	0
1	0	0	0	1	0	1	1	0	0	0	0	1
2	0	0	1	0	1	1	0	1	1	0	1	2
3	0	0	1	1	1	1	1	1	0	0	1	3
4	0	1	0	0	0	1	1	0	0	1	1	4
5	0	1	0	1	1	0	1	1	0	1	1	5
6	0	1	1	0	1	0	1	1	1	1	1	6
7	0	1	1	1	1	1	1	0	0	0	0	7
8	1	0	0	0	1	1	1	1	1	1	1	8
9	1	0	0	1	1	1	1	1	0	1	1	9

National University of Computer and Emerging Sciences

Karachi Campus

AB \ CD	00	01	11	10
00	1	0	1	1
01	0	1	1	1
11	x	x	x	x
10	1	1	x	x

$$a = A + C + BD + \overline{BD}$$

AB \ CD	00	01	11	10
00	1	0	1	1
01	1	0	1	0
11	x	x	x	x
10	1	1	x	x

$$b = \overline{B} + \overline{C} \overline{D} + CD$$

AB \ CD	00	01	11	10
00	1	1	1	0
01	1	1	1	1
11	x	x	x	x
10	1	1	x	x

$$c = B + \overline{C} + D$$

(b) The full-adder in Fig-1 is tested under all input conditions with the input waveforms shown. From your observation of the Σ and C_{out} waveforms, is it operating properly, and if not, what is the most likely fault? [2]





Fig-1



National University of Computer and Emerging Sciences

Karachi Campus

(c) Determine the output (Y0-Y7) waveform for the De-multiplexer shown in Fig -2 for the data select lines and enable input lines are shown in Fig 3. (**Consider G2A and G2B Low**) [4]





Fig-2






Fig-3

National University of Computer and Emerging Sciences

Karachi Campus

(d) The circuit Fig-3 is supposed to be a simple digital combination lock whose output will generate an active-LOW signal for only one combination of inputs. Modify the circuit diagram for active HIGH output. Also, determine the input conditions needed to cause the output to go to its active state.

[1]



CLO # 4 Analyze Sequential Circuits to utilize in different applications.

[3 marks]

Q4:(a) Two edge-triggered J-K flip-flops are shown in Fig-4 below. If the inputs are as shown, draw the Q output of each flip-flop relative to the clock, and explain the difference between the two. The flip-flops are initially RESET.

[2]





Fig-4



(b) For a gated D latch, the waveforms shown in Fig-5 below are observed on its inputs. Draw the timing diagram showing the output waveform you would expect to see at Q if the latch is initially RESET. [1]





Fig-5




CLO # 4 Analyze Sequential Circuits to utilize in different applications. [14 marks]

Q5. (a) Using JK flip flop design a synchronous counter that counts the sequence (0-1-3-2-6-7-5-4) [6]

National University of Computer and Emerging Sciences

Karachi Campus



National University of Computer and Emerging Sciences
Karachi Campus

③

Present Stat	Next Stat	J_0, K_0	J_1, K_1	J_2, K_2
000	001	1 X	0 X	0 X
001	011	X 0	1 X	0 X
010	110	0 X	X 0	1 X
011	010	X 1	X 0	0 X
100	000	0 X	0 X	X 1
101	100	X 1	0 X	X 0
110	111	1 X	X 0	X 0
111	101	X 0	X 1	X 0

④ K-maps

J_0, K_0

00	01
01	0X
11	1X
10	0X

$J_0 = \bar{Q}_2 \bar{Q}_1 + Q_2 Q_1$
 $K_0 = \bar{Q}_2 Q_1 + Q_2 \bar{Q}_1$

J_1, K_1


00	01
01	X X
11	X X
10	0 0

$J_1 = \bar{Q}_2 Q_0$
 $K_1 = Q_2 Q_0$

J_2, K_2

00	01
01	X X
11	X X
10	X X


$J_2 = Q_1 \bar{Q}_0$
 $K_2 = \bar{Q}_1 Q_0$



(b) Design a UP/DOWN counter using D flip-flops to produce the following sequence (1-4-5-7-2). [4]

(b)

state diagram:-



State Table

Present state			Next state					
Q_2, Q_1, Q_0			$y=1$			$y=0$		
Q_2	Q_1	Q_0	Q_2	Q_1	Q_0	Q_2	Q_1	Q_0
0	0	1	1	0	0	0	1	0
1	0	0	1	0	1	0	0	1
1	0	1	1	1	1	1	0	0
1	1	1	0	1	0	1	0	1
0	1	0	0	0	1	1	1	1

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

k-map for D_0

$Q_2 Q_1 \backslash Q_0 Y$

	00	01	11	10
00	X	X	0	0
01	1	1	X	X
11	X	X	0	1
10	1	1	1	0


$$D_0 = \bar{Q}_0 + Q_1 \bar{Y} + Q_2 \bar{Q}_1 Y$$

k-map for D_1


$Q_2 Q_1 \backslash Q_0 Y$

	00	01	11	10
00	X	X	0	1
01	1	0	X	X
11	X	X	1	0
10	0	0	1	0

$$D_1 = \bar{Q}_2 \bar{Y} + Q_2 Q_0 Y$$



(c) Show how to connect a 4-bit asynchronous counter for the moduli (i) 13 (ii) 12. [2]



(d) For the ripple counter shown in Fig-6 below, show the complete timing diagram for eight clock pulses, showing the clock, Q0, and Q1 waveforms. [2]





Fig-6




CLO # 4 Analyze Sequential Circuits to utilize in different applications.

[8 marks]


Q6: (a) Draw 6- bit Johnson Counter and the Timing Diagram [Initially all input are RESET]

[3]

Q6 (a)
6-bit Johnson Counter




CLK



Q6(b) If a 5 bit ring counter has initially state 10111, determine the waveform of each Q output.

[2]



(c) Draw the states of the 5-bit register in Fig-7, for the specified data input (10111₂) and clock waveforms. Assume that register is initially cleared.

[3]





Fig-7



GOOD LUCK