KJ COLLEGE OF ENGINEERING & MANAGEMENT RESEARCH, PUNE

Department of Electronics & Telecommunication Engineering

TE Semester V — AI Generated Timetable

Working Days: Monday–Friday | College Timing: 08:45 AM–03:45 PM

College	KJ College of Engineering & Management Research, Pune
Department	E&TC;
Class	TE Semester V
Working Days	Monday-Friday
College Timing	08:45 AM - 03:45 PM
Total Sessions	37
Generated Student Workload	28 hours/week per batch
Solver Status	OPTIMAL

TE Semester V — Master Timetable

08:45 AM–03:45 PM | Break: 10:45–11:00 | Lunch: 01:00–01:45

Day	P1 08:45-09:45	P2 09:45-10:45	P3 11:00-12:00	P4 12:00-13:00	P5 13:45-14:45	P6 14:45-15:45
Monday	Cellular Network [T1, T2, T3] Faculty: RGZ Room: 312	VLSI Design [T1, T2, T3] Faculty: SP Room: 312	Programme Elective I [T3] Faculty: RG Room: 319 Technical Seminar [T2] Faculty: MD Room: A317 Cellular Network Lab [T1] Faculty: PSG Room: A318		Microcontrollers & Applications [T1, T2, T3] Faculty: MD Room: 322	Open Elective [T1, T2, T3] Faculty: GSK Room: 312
Tuesday	Microcontrollers & VLSI Design Lab [T3] Faculty: SP Room: A317 Technical Seminar [T1] Faculty: MD Room: A318 Cellular Network Lab [T2] Faculty: PSG Room: A320		Open Elective [T1, T2, T3] Faculty: GSK Room: 322	Programme Elective I [T3] Faculty: RG Room: 319	Machine Learning [T1] Faculty: SJK Room: A317 Machine Learning [T3] Faculty: VDG Room: A318 Programme Elective Lab [T2] Faculty: RG Room: A320	
Wednesday	Machine Learning [T1, T2, T3] Faculty: VDG Room: 312	Microcontrollers & Applications [T1, T2, T3] Faculty: MD Room: 312	Cellular Network [T1, T2, T3] Faculty: RGZ Room: 322	Programme Elective I [T1, T2] Faculty: PSG Room: 322	Programme Elective Lab [T3] Faculty: RG Room: A317 Microcontrollers & VLSI Design Lab [T2] Faculty: MD Room: A318 Microcontrollers & VLSI Design Lab [T1] Faculty: SP Room: A320	

Thursday	Microcontrollers & VLSI Design Lab [T2] Faculty: SP Room: A317 Microcontrollers & VLSI Design Lab [T3] Faculty: MD Room: A318 Programme Elective Lab [T1] Faculty: RG Room: A320		Programme Elective I [T1, T2] Faculty: PSG Room: 322 Technical Seminar [T3] Faculty: MD Room: A317	Programme Elective I [T1, T2] Faculty: PSG Room: 312	Machine Learning [T1, T2, T3] Faculty: VDG Room: 312	VLSI Design [T1, T2, T3] Faculty: SP Room: 312

Theory / Tutorial and Practical / Seminar activities are distinguished in the source workbook.

TE Semester V — T1 Timetable

08:45 AM–03:45 PM | Break: 10:45–11:00 | Lunch: 01:00–01:45

Day	P1 08:45-09:45	P2 09:45-10:45	P3 11:00-12:00	P4 12:00-13:00	P5 13:45-14:45	P6 14:45-15:45
Monday	Cellular Network RGZ 312	VLSI Design SP 312	Cellular Network Lab PSG A318		Microcontrollers & Applications MD 322	Open Elective GSK 312
Tuesday	Technical Seminar MD A318		Open Elective GSK 322		Machine Learning SJK A317	
Wednesday	Machine Learning VDG 312	Microcontrollers & Applications MD 312	Cellular Network RGZ 322	Programme Elective I Cloud Computing PSG 322	Microcontrollers & VLSI Design Lab SP A320	
Thursday	Programme Elective Lab Cloud Computing RG A320		Programme Elective I Cloud Computing PSG 322	Programme Elective I Cloud Computing PSG 312	Machine Learning VDG 312	VLSI Design SP 312

Theory / Tutorial and Practical / Seminar activities are distinguished in the source workbook.

TE Semester V — T2 Timetable

08:45 AM–03:45 PM | Break: 10:45–11:00 | Lunch: 01:00–01:45

Day	P1 08:45-09:45	P2 09:45-10:45	P3 11:00-12:00	P4 12:00-13:00	P5 13:45-14:45	P6 14:45-15:45
Monday	Cellular Network RGZ 312	VLSI Design SP 312	Technical Seminar MD A317		Microcontrollers & Applications MD 322	Open Elective GSK 312
Tuesday	Cellular Network Lab PSG A320		Open Elective GSK 322		Programme Elective Lab Cloud Computing RG A320	
Wednesday	Machine Learning VDG 312	Microcontrollers & Applications MD 312	Cellular Network RGZ 322	Programme Elective I Cloud Computing PSG 322	Microcontrollers & VLSI Design Lab MD A318	
Thursday	Microcontrollers & VLSI Design Lab SP A317		Programme Elective I Cloud Computing PSG 322	Programme Elective I Cloud Computing PSG 312	Machine Learning VDG 312	VLSI Design SP 312

Theory / Tutorial and Practical / Seminar activities are distinguished in the source workbook.

TE Semester V — T3 Timetable

08:45 AM–03:45 PM | Break: 10:45–11:00 | Lunch: 01:00–01:45

Day	P1 08:45-09:45	P2 09:45-10:45	P3 11:00-12:00	P4 12:00-13:00	P5 13:45-14:45	P6 14:45-15:45
Monday	Cellular Network RGZ 312	VLSI Design SP 312	Programme Elective I Advanced Java Programming RG 319		Microcontrollers & Applications MD 322	Open Elective GSK 312
Tuesday	Microcontrollers & VLSI Design Lab SP A317		Open Elective GSK 322	Programme Elective I Advanced Java Programming RG 319	Machine Learning VDG A318	
Wednesday	Machine Learning VDG 312	Microcontrollers & Applications MD 312	Cellular Network RGZ 322		Programme Elective Lab Advanced Java Programming RG A317	
Thursday	Microcontrollers & VLSI Design Lab MD A318		Technical Seminar MD A317		Machine Learning VDG 312	VLSI Design SP 312

Theory / Tutorial and Practical / Seminar activities are distinguished in the source workbook.

TE Semester V — Practical Allocation

Practical sessions are 2 hours; allocations reflect the validated timetable.

Day	Period	Subject	Batch	Faculty	Room	Duration	Students
Monday	P3	Cellular Network Lab	T1	PSG	A318	2 hours	32
Monday	P3	Technical Seminar	T2	MD	A317	2 hours	31
Tuesday	P1	Cellular Network Lab	T2	PSG	A320	2 hours	31
Tuesday	P1	Microcontrollers & VLSI Design Lab	T3	SP	A317	2 hours	17
Tuesday	P1	Technical Seminar	T1	MD	A318	2 hours	32
Tuesday	P5	Machine Learning	T1	SJK	A317	2 hours	32
Tuesday	P5	Machine Learning	T3	VDG	A318	2 hours	17
Tuesday	P5	Programme Elective Lab	T2	RG	A320	2 hours	31
Wednesday	P5	Microcontrollers & VLSI Design Lab	T1	SP	A320	2 hours	32
Wednesday	P5	Microcontrollers & VLSI Design Lab	T2	MD	A318	2 hours	31
Wednesday	P5	Programme Elective Lab	T3	RG	A317	2 hours	17
Thursday	P1	Microcontrollers & VLSI Design Lab	T2	SP	A317	2 hours	31
Thursday	P1	Microcontrollers & VLSI Design Lab	T3	MD	A318	2 hours	17
Thursday	P1	Programme Elective Lab	T1	RG	A320	2 hours	32
Thursday	P3	Technical Seminar	T3	MD	A317	2 hours	17
Friday	P3	Cellular Network Lab	T3	PSG	A317	2 hours	17
Friday	P3	Machine Learning	T2	SJK	A320	2 hours	31
Friday	P3	Microcontrollers & VLSI Design Lab	T1	SP	A318	2 hours	32