

Interrupts : *Interrupt vs. Polling*

```
int main()
{
    while(1){
        . . .
    }
}
```

```
OnSwitch_ISR{
    getData()
}
```

Interrupt

```
int main()
{
    while(1){

        if(switch = on ){
            getData(); }

        . . .
    }
}
```

Polling

Interrupts : *Interrupt vs. Polling*

A single microprocessor can serve several modules by:

- **Interrupt**

When module needs service, it notifies the CPU by sending an interrupt signal. When the CPU receives the signal the CPU interrupts whatever it is doing and services the module.


- **Polling**

The CPU continuously monitors the status of a given module, when a particular status condition is met the CPU then services the module.

Interrupts : *Interrupt Service Routine*

The function that gets executed when an interrupt occurs is called the Interrupt Service Routine(ISR) or the Interrupt Handler

Interrupts : *NVIC*



Interrupts : *NVIC*

Nest Vector Interrupt Controller (NVIC)

- A dedicated hardware inside the Cortex-Microcontroller
- It is responsible for handling interrupts.

Interrupts : *The Vector Table*

- The vector table contains the addresses of the Interrupt Handlers and Exception Handlers.

Exception number	IRQ number	Vector	Offset	Exception number	IRQ number	Offset	Vector
16-n	n	IRQn	0x40-4n	255	239	0x03FC	IRQ239
-	-	-	-	-	-	-	-
18	2	IRQ2	0x48	18	2	0x004C	IRQ2
17	1	IRQ1	0x44	17	1	0x0048	IRQ1
16	0	IRQ0	0x40	16	0	0x0044	IRQ0
15	-1	SysTick, if implemented	0x3C	15	-1	0x0040	SysTick
14	-2	PendSV	0x38	14	-2	0x003C	PendSV
13	-	Reserved	-	13	-	0x0038	Reserved
12	-	-	-	12	-	-	Reserved for Debug
11	-5	SVCall	0x2C	11	-5	0x002C	SVCall
10	-	-	-	10	-	-	-
9	-	-	-	9	-	-	Reserved
8	-	-	-	8	-	-	-
7	-	-	-	7	-	-	-
6	-	-	-	6	-10	0x0018	Usage fault
5	-	-	-	5	-11	0x0014	Bus fault
4	-	-	-	4	-12	0x0010	Memory management fault
3	-13	HardFault	0x10	3	-13	0x000C	Hard fault
2	-14	NMI	0x08	2	-14	0x0008	NMI
1	-	Reset	0x04	1	-	0x0004	Reset
-	-	Initial SP value	0x00	-	-	0x0000	Initial SP value

MO+ M4/M7


Interrupts : *External Interrupt (EXTI) lines*

- GPIO pins are connected to EXTI lines
- It possible to enable interrupt for any GPIO pin
- Multiple pins share the same EXTI line
- **Pin 0 of every Port is connected EXTI0_IRQ**
- **Pin 1 of every Port is connected EXTI1_IRQ**
- **Pin 2 of every Port is connected EXTI2_IRQ**
- **Pin 3 of every Port is connected EXTI3_IRQ**

This means we cannot have PB0 and PA0 as input interrupt pins at the same time since they are connected to the same multiplexer i.e. EXTI0


Same for PC4 and PB4 at the same time, etc.

(Page 208 in reference manual)



Interrupt priority

Interrupts : *States- Pending vs. Active*



Legend

- Active State
- Pending State
- Pending State Cleared
- Interrupt fired

Let's assume
ADC Interrupt has a higher
priority than TIMER interrupt

ADC Interrupt fires at time $t = 0$.
This is indicated by F

Since there is no other interrupt, the
pending state is cleared and the interrupt
becomes active.
This is indicated by P

At time $t=1$ TIMER interrupt fires
This is indicated by F

Since it has a lower priority than the ADC
interrupt it remains in the pending state

At time $t=3$ ADC interrupt completes
its execution

Since there is no other interrupt with a higher
priority, the pending state of the TIMER
interrupt is cleared and the interrupt becomes
active.
This is indicated by P

2.3.1 Exception states

Each exception is in one of the following states:

Inactive	The exception is not active and not pending.
Pending	The exception is waiting to be serviced by the processor. An interrupt request from a peripheral or from software can change the state of the corresponding interrupt to pending.
Active	An exception that is being serviced by the processor but has not completed. <i>Note: An exception handler can interrupt the execution of another exception handler. In this case both exceptions are in the active state.</i>
Active and pending	The exception is being serviced by the processor and there is a pending exception from the same source.

Interrupt preemption

Programing

Hardware interrupt selection

To configure the 23 lines as interrupt sources, use the following procedure:

- Configure the mask bits of the 23 interrupt lines (EXTI_IMR)
- Configure the Trigger selection bits of the interrupt lines (EXTI_RTISR and EXTI_FTSR)
- Configure the enable and mask bits that control the NVIC IRQ channel mapped to the external interrupt controller (EXTI) so that an interrupt coming from one of the 23 lines can be correctly acknowledged.

(Page 207 in reference manual)