

# Department of Computer Science & Engineering

Course No

: CSE 2106

Course Title

: Digital Logic Design Sessional

Experiment No

: 07

**Experiment Name** 

: a. Design a Switch Controlled 4-Bit Adder / Subtreactor

Circuit (using Adderc IC).

If S=0 if personns subtraction (only A>B)

If S=1 if personns addition

b. Design a Ben Adder Circuit

e. Design a Bed subtreactor Circuit (for both A>B and A < B)

Date of Submission

: 30 Jan 2022

Submitted to

: Zarin Tasnim Shejuti & Tamanna Tabassum

#### Submitted By-

Group No : 05 (A2)

: Yasire Arabah Prince

Student Id : 20200104042

Section

: A

Experiment Name: Design a switch controlled 4 bit Adder Substreactore Circuit

If S=0 perstorm substraction (only AXB)

If S=1 pertorm addition

Objective: The operation of adding two binary numbers is one of the fundamental tasks personaned by a digital computer. In oto=0, o+1=1, 1+0=1 these operations each binarry operation gives one bit sum, either 0 on 1 But fourth operation gives two bits. Lower significant and higher eignification bit are accordingly bit and carry bit. The objective of this experciment is to design switch controlled 4-bit Adder Subtractor eincuit using adder IC.

#### Truth Table:

There are 2 binary number of 4 bit as input with a carry bit and switch as input also. So there would be too many combination. To avoid difficulties, there is shown some combinations. If the switch is 0, substruction will be perconned and when switch is 1, addition will be perconned.


Switch			_	Inpu	<del>}</del>						0	utput		
JWITCH	Cin	$A_3$	A <sub>2</sub>	Α,	Po	B3	B <sub>2</sub>	В,	Bo	Cout	53	S2	Sı	S <sub>o</sub>
0	1	0	١	0	1	0	1	0	O	1	0	0	D	l
0	١	0	١	١	0	0	1	0	0	1	0	0	١	0
0	l	0	1	١	١	0	0	١	١	1	0	١	0	0
0	1	١	٥	0	0	0	0	١	٥	١	0	1	1	0
0	1	1	b	0	1	0	0	١	١	I	D	l	1	0

When S=0, Substitution (A>B) is performed

0 111		Input									Output					
Switch	Cin	$A_3$	A2	A	Po.	$B_3$	82	В	В.	Coul	53	S2	Sı	S.		
١	0	١	0	0	1	0	0	1	1	0	1	1	0	0		
1	0	1	0	O	0	0	0	-	0	0	Limitage	0	l	0		
1 ,	0	0	1	1	ł	0	0	ì	1	0		0	1	0		
l	0	0	i	١	0	0	١	0	0	0	١	0	1	0		
ì	0	0	1	0	١	0	1	0	0	0	i	0	0	1		

When S=1 addition is perctormed

## Circouit Diagram:



Here we have to person Adden/Substration Circuit. When Switch, s=0 Substraction is personned only for the condition A>B

Now, for example we take two inputs including 4 bit each, A = 5 B = 4

A<sub>3</sub> A<sub>2</sub> A<sub>1</sub> A<sub>0</sub> B<sub>3</sub> B<sub>2</sub> B<sub>1</sub> B<sub>0</sub>
0 1 0 1 0 1 0 0

In Substraction to get accurate output we have to change the input of using XOR gate and compliment of switch bit,  $S' = \{0\}' = 1$  it also act as carriey bit,  $C_{in} = S' = 1$ 

B3 & Cim = 0 01 = 1

 $\beta_2 \oplus \mathcal{Q}_{in} = 1 \oplus 1 = 0$ 

B, & Cin = 0 1 = 1

Bo & Cin = 0 +1 = 1

New imput of B is 1011

Here Substraction is personned By A+B+ Cin expression

$$A_0 + B_0 + C_{im} = |+1+1 = |$$
 Carry |

 $A_1 + B_1 + C_{im} = 0 + |+1 = 0$  Carry |

 $A_2 + B_2 + C_{im} = |+0 + 1 = 0$  Carry |

 $A_3 + B_3 + C_{im} = 0 + |+1 = 0$  Carry |

Hence, the preferable output of Substreaction is got, which is 0001 and Carryout is 1

Now, when switch, s=1 addition is penformed

A=5 B=4 A<sub>3</sub> A<sub>2</sub> A<sub>1</sub> A<sub>0</sub> B<sub>3</sub> B<sub>2</sub> B<sub>1</sub> B<sub>0</sub>

In addition, to get proper output, we have to change the input of B using xOR gate and compliment of switch bit S'=(1)'=0, it also act as Carry in bit, Cin=S'

The new input of B will remain same as 0100

Now addition is perconmed like,

Thus, the desircable output of addition is got, 1001 and carerey out is zero (0).

## Ic Requirements:

- 1. C1 74283 (Full Adden) 1 piece
- 2. Q2 74LSO4 (NOT Grate) 1 piece
- 3. (3 746586 (xor Grate) 1 piece

Conclusion: In this experiment, we have designed a switch controlled 4 bit adder / substractor circuit. In ordere to implement this circuit we have used 4-bit full adder and xor and Not gate each.

Exporciment Name: Design a BCD Adder Circuit

Objective: Bed stands for Binary Coded Decimal. Suppose we have two 4 bit numbers A and B along with the carry. The maximum value of output will be 19 (i.e 9+9+1=19). In this experiment, we have to derive output equations for designing a Bed Adder Circuits and implement the output in the circuit.

Truth Table: Even though many different combination of two 4 bits number can be taken but their binary sum will always be in between 0 to 19. So, the truth table are going to take the binary sum (0 to 19) as input.


				J			10	·γ~.		
Decimal		Bi	nary	Sum			Ве	D Sum		TOWN was bidening at the bide of
Value	e'	S3'	S2'	S,'	5.	C	53	S <sub>2</sub>	S,	S.
0	O	0	0	0	0	0	0	0	0	0
1	0	O	0	0	1	0	0	0		-
2	0	0	0	1	0	0	0	0	0	1
3	0	0	0	1	1	0	0			0
4	0	0	1	0	0	0		0	1	1
5	O	0	1	0	1	0	0		Ö	0
6	0	0	1		0	0	0	1	٥	t
7	0	0	1	1	1	0	0			0
8	Ö	1	0	0	0	0	1	0	0	1 0
9	0		0	0	1	0		0	0	I
D	b	1	0	1	D	1	b	0	0	0
11	0	1	0	1	1	·	٥	0	0	Ī
12	0	1	1	0	0	11	0	0	1	0
13	0	11	1	0		1	0	0	1	-
14	0	I	1	1	0	1	0	Ī	Ö	0
15	0	1	1	1	ı	1	0	ı	0	1
16	1	0	0	0	0	1	0	1	1	0
17	1	0	0	0	1	1	O	1	1	1
18	l	0	0	1	0	1	1	0	0	0
19	1	0	0	, 1	1	1	1	0	0	ŀ

## K-map;

Binary unconnected sum imput  $\Sigma(10-19)$  for  $\Sigma(10-15)$  the k-map.

S3'52'	5,′5 <sub>6</sub>	s', s',	s, 's <sub>6</sub> '	s,' s',	
S <sub>3</sub> ' S <sub>2</sub> '					
s̄₃′ S₂′					
S3' S2'	1	1	I	Market College on a second on points 1, 2 and address on the	→ S3'S2'
S3'\$2				CONTROL CONTROL SERVICE SERVIC	ر ک <sub>و</sub> کو ج
			ļ		

Sum = 
$$S_3'S_2' + S_3'S_1' = S_3(S_2' + S_1')$$
....(1)  
If we add the carety with egn (1) we get,  
 $C' + S_3'(S_1' + S_2')$  [As  $C'$  contains the input of  $\Sigma$  16-19]  
the function is  $F = C' + S_3'(S_1' + S_2')$ 



BCD Adder (using two 4 bit full Adders)

Here we have to find BQD sum from the given Binary Sum. Since the input digit not exceeds 9, the output sum cannot be generated than 9+9+1=19. The 1 in sum being on input carry. When the binarry sum is equal to orc less than 1001, the corresponding BQD is identical and no conversion is necessary when the binarry sum is generated more than 1001, the addition of binarry 6 (0110) converts it into corrected BQD nepresentation and also produces on output carry as nequired.

For Binary Sum not exceeding 9:

$$A_3$$
  $A_1$   $A_1$   $A_0$   $B_3$   $B_2$   $B_1$   $B_0$   $Cim$   $O$   $O$   $O$   $O$ 

$$A_0 + B_0 + C_{im} = 1 + 0 + 0 = 1$$
 Carriey = 0

 $A_1 + B_1 + C_{im} = 0 + 0 + 0 = 0$  Carriey = 0

 $A_2 + B_2 + C_{im} = 1 + 1 + 0 = 0$  Carriey = 1

 $A_3 + B_3 + C_{im} = 0 + 0 + 1 = 1$  Carriey = 0

We know, 
$$F = C_{out} + S_3' (S_2' + S_1')$$

$$= 0 + 1 (0 + 0)$$

$$= 0 + 1.0$$

$$= 0 + 0$$

As F is 0; The imput B portion of second adder becomes (0000) and the imput A is as same as the output of first adder (1001)

$$A_0 + B_0 + C_m = 1 + 0 + 0 = 1$$
 Carrey = 0  
 $A_1 + B_1 + C_m = 0 + 0 + 0 = 0$  Carrey = 0  
 $A_2 + B_2 + C_m = 0 + 0 + 0 = 0$  Carrey = 0  
 $A_3 + B_3 + C_m = 1 + 0 + 0 = 1$  Carrey = 0  
Cout

.. BCD sum = 1001

We get, Cout of Second Adders is o OR ing the Cout of First and second adder, 0+0=0

The Final output is Cout S3 S2 S, S.

For Binarry Sum Exceeding 9: Sum=10

:, BCD sum is 1001

We get, Cout of Second Adders is o ORing the Cout of firest and second adders,

0+0 = 0

The final output is cout S3 S2 S1 S0

For Binary Sum Exceeding 9: Sum = 10

$$A_0 + B_0 + C_{in} = 1 + 1 + 0 = 0$$
 Carry = 1

 $A_1 + B_1 + C_{in} = 0 + 0 + 1 = 1$  Carry = 0

 $A_2 + B_2 + C_{in} = 1 + 1 + 0 = 0$  Carry = 1

 $A_3 + B_3 + C_{in} = 0 + 0 + 1 = 1$  Catery = 0

Cout

Binary Sum = 1010

Now, 
$$S_3'$$
  $S_2'$   $S_1'$   $S_0'$  Cout

1 0 1 0 0

We know,  $S_3'$   $S_2'$   $S_1'$   $S_0'$  Cout

1 0 1 0 0

As the F is 1;

The imput B of the second adder become (0110) the input of A portion is as same as the output of 1st adder (1010)

A3 A2 A, A0 B3 B2 B1 B0 Cin

1 0 1 0 0 1 1 0 0

### Ic Requirements:

- 1. C, → 71283 (1 bit full adden) 2 piece
- 2. C2 -> 74LSO8 (AND Grate) 1 piece
- 3. C3 → 74 LS32 (OR Grate) 1 piece

Conclusion: In this experiment, we designed a BCD adder circuit using two Full Adder IC and the help of AND gate, or gate. Here, we needed two full adder IC as there are same bit difference in  $\Sigma(10-19)$ . Experiments are done with proper IC connection.

Experiment Name: Design a BCD Substractor Circuit (For both A>B and ALB)

Objective: We have to construct a BeD substreactor circuit. Herce, the two input stange must be 0-9. When the sign bit is '0', it means the stesult is positive and the stesult is megative when the bit is '1'. We will implement BeD substreactors using full adder and basic gates NOT and XOR for both the condition A>B; B>A

#### Truth Table:

As input A and B are 4 bit numbers, so while doing subtraction there could be 10\*10=100 possible combination in the input part. It will be very difficult to show their outputs. So to avoid this problem, few combinations are shown in the truth table. The Subtraction will be performed using 2's compliment. So, Cin will always be I high Cin's represent the earery input in first adder.


When A>B

		7	.nbr.	<del> </del>		Participation with the second		Table of the second	White field feet down after	Out	put	No. of Concession of Concessio	
Cim'	A3	Aı	Aı	Ao	В3	B2	B,	Bo	Cout	$\mathbb{D}_3$	D <sub>2</sub>	P,	Do
1 .	.0	1	O	0	0	0	O	Ī	0	0	٥	1	1
١	0	0	1	0	D	0	0	0	0	0	0	1	0
1	0	1	ı	0	0	1	O	ı	0	0	٥	0	1
ı	١	0	0	١	1	0	0	0	0	Ů	0	0	. !

#### When BYA

			Inp	ut			77.17		Output					
ein	As	A <sub>2</sub>	Aı	A <sub>o</sub>	В,	B <sub>2</sub>	ß,	В,	Cout	$D_3$	$D_2$	Dı	$D_{o}$	
1	0	٥	1	0	0	0	1	1	0	0	0	0	1	
1	0	١	0	0	O	1	i	0	0	0	0	1	D	
1	0	١	١	0	0	0	0	0	0	0	0	١	0	
1	0	0	ı	ı	١	٥	ð	1	O	0	ı	1	٥	

# Circuit Diagram:



Two get Bed Substraction for both conditions we have to use two 4 bit full adder circuit and imput range must be 0-9. Fore A>B, suppose here two inputs A=4 B=1 when we do substraction in first adder circuit we followed A+B+ Cin' expression where Cin' always be 1.

A<sub>3</sub> A<sub>2</sub> A<sub>1</sub> A<sub>0</sub> B<sub>3</sub> B<sub>2</sub> B<sub>1</sub> B<sub>0</sub>
0 1 0 0 0 0 0 1

 $A_0 + \bar{B}_0 + Cin' = 0 + 0 + 1 = 1 Carcrey = 0$   $A_1 + \bar{B}_1 + Cin' = 0 + 1 + \delta = 0 Carcrey = 0$   $A_2 + \bar{B}_2 + Cin' = 1 + 1 + \delta = 0 Carcrey = 1$   $A_3 + \bar{B}_3 + Cin' = 0 + 1 + 1 = 0 Carcrey = 1$ 

Hence the nesult of first adder is 0 0 1 1 and Cout' is 1.

To gain proper output and concrect sign bit we have to take each output from the first adder into the xor gate with compliment of Cout for each bit nespectively. Then the output of xor gates acts as imput of 2nd adder and another input will be zero (0) and here carry in will be same as (cout') = (1)' = 0

So, the final nesult will be some as output of first adden with sign bit = (Cout')'=0 which neprcesent positive nesult. The final output D3 D2 D1 D0

0 0 1

For BYA, two imputs are A = 2 B = 3

while doing substraction in first adder circuit, we will follow A+B+Cin' expression where cin' always be high A3 A2 A1 A0 B3 B2 B1 B0

0 0 1 0 0 0 1 1

$$A_0 + \overline{B}_0 + C_{in}' = 0 + 0 + 1 = 1$$
 Carercy = 0  
 $A_1 + \overline{B}_1 + C_{in}' = 1 + 0 + 0 = 1$  Carercy = 0  
 $A_2 + \overline{B}_2 + C_{in}' = 0 + 1 + 0 = 1$  Carercy = 0  
 $A_3 + \overline{B}_3 + C_{in}' = 0 + 1 + 0 = 1$  Carercy = 0

So, the mosult of first adder is 1 1 1 1 and (Cout') = 0

To gain proper nesult and correct sign bit, we have to
take each output from first adder into xor Grate with
compliment of Cout' for each bit nespectively. Then the
output of xor gates acts as input of 2nd adder and
another input will be zerro(0). Here, carrry in and sign
bit will be same as (Cout')' = (0)'=1

Now,

$$S_{0}' = S_{0} \oplus (C_{out}')' = 1 \oplus 1 = 0$$
 $S_{1}' = S_{1} \oplus (C_{out}')' = 1 \oplus 1 = 0$ 
 $S_{2}' = S_{2} \oplus (C_{out}')' = 1 \oplus 1 = 0$ 
 $S_{3}' = S_{3} \oplus (C_{out}')' = 1 \oplus 1 = 0$ 

Then in 2nd adder,  $S_0' + 0 + Cin = 0 + 0 + 1 = 1 \quad Carcycy = 0$   $S_1' + 0 + Cin = 0 + 0 + 0 = 0 \quad Carcrcy = 0$   $S_2' + 0 + Cin = 0 + 0 + 0 = 0 \quad Carcrcy = 0$ 

S3'+0+ Cim = 0+0+0=0 Carry=0

Herce the desircable nesult is 0 0 0 1 with negative sign bit 1 and carry out, Cout is 0.

Sign Cout D3 D2 D1 D0

### Il Requirements:

- 1. C, -74283 (4 bit Full Adderc) 2 piece
- 2. C2 74LSO4 (NOT Grate) 1 piece
- 3. C3 74LS86 (XOR Grate) 1 piece

Conclusion: In this experciment we have designed a BeD circuit for substruction. Here we learnt how to build a BeD substructor and how to handle the sign bit.