



Department of Computer Science & Engineering

Course No : CSE 2106
Course Title : Digital Logic Design Sessional

Experiment No : 09
Experiment Name : (a) Implement the following boolean function using
(i) 1 to 8 Line De-Multiplexer / 3 to 8 Line Decoder (IC-74138)
(ii) 1 to 16 Line De-Multiplexer / 4 to 16 Line Decoder (IC-74154)
 $F(A,B,C,D) = \Sigma(1,3,4,8,12,14)$
(b) Implement the following boolean function using
(i) An 8 to 1 Line Multiplexer (IC-74151)
(ii) An 4 to 1 Line Multiplexer (IC-74153) $F(A,B,C,D) = \Sigma(1,3,4,8,12,14)$
Date of Submission : 12-02-22

Submitted to : Zarin Tasnim Shejuti & Tamanna Tabassum

Submitted By-

Group No : 05(A2)
Name : Yasir Arcafa Prince
Student Id : 20200104042
Section : A

Experiment Name: Implement the following boolean function using
(i) 1 to 8 Line Demultiplexer / 3 to 8 line Decoder
(IC-74138)
(ii) 1 to 16 Line De-multiplexer / 4 to 16 line Decoder
(IC-74154) $F(A,B,C,D) = \Sigma(1,3,4,8,12,14)$

Objective: De multiplexer also known as Decoder. It is a combinational Logic circuit that receives the information on a signal input line and transfer the same information one of 'n' possible outlines. It consist of 1 input line, 'n' output lines and 'm' selector lines. In this 'm' selector lines are required to produce 2^m possible output lines ($2^m = n$). 1 to 8 line demultiplexer, it requires a selector lines to control 8 output lines ($2^3 = 8$). The demultiplexer is called 3 to 8 line decoder. The main objective of this experiment is to implement this above function using 3 to 8 Line decoder and 4 to 16 - line Decoder.


Truth Table:

Input				Output
A	B	C	D	F
0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
0	0	1	1	1
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	1
1	1	1	1	0

Circuit Diagram:

i) 3 to 8 Line Decoder

ii) 4 to 16 Line Decoder



IC Requirements:

1. $C_1 \rightarrow$ IC - 74138 (3 to 8 Line Decoder) - 2 pieces
2. $C_2 \rightarrow$ IC - 74154 (4 to 16 Line Decoder) - 1 piece
3. $C_3 \rightarrow$ IC - 74LS04 (NOT Gate) - 1 piece
4. $C_4 \rightarrow$ IC - 74LS86 (XOR Gate) - 4 pieces

Conclusion: In this experiment we successfully have implemented the given function using both 3-8 Line Decoder and 4-to 16 Line Decoder.

Experiment Name: Implement the following boolean function using

(i) An 8 to 1 Line Multiplexer (IC-74151)

(ii) An 4 to 8 Line Multiplexer (IC-74153)

$$F(A,B,C,D) = \Sigma(1,3,4,8,12,14)$$

Objective: A multiplexer is a device that selects between several analog or digital input signals and forwards it to a single output line. The objective is to implement the given function using 8 to 1 line and 4 to 1 Line Multiplexer. Implementation table have to be used for this implementation.

Truth Table:

Input				Output
A	B	C	D	F
0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
0	0	1	1	1
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	1
1	1	1	1	0

Implementation Table:

For 8x1 MUX:

$$F(A, B, C, D) = \Sigma(1, 3, 4, 8, 12, 14)$$

selector $8 = 2^3 (B, C, D)$

MUX Input Line	I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7
\bar{A}	0	①	2	③	④	5	6	7
A	⑧	9	10	11	⑫	13	⑭	15
Input values	A	\bar{A}	0	\bar{A}	1	0	A	0

For 4x1 MUX:

$$F(A, B, C, D) = \Sigma(1, 3, 4, 8, 12, 14)$$

Selector, $4 = 2^2 (C, D)$

MUX Input Line	I_0	I_1	I_2	I_3
$\bar{A}\bar{B}$	0	①	2	③
$\bar{A}B$	④	5	6	7
$A\bar{B}$	⑧	9	10	11
AB	⑫	13	⑭	15
Input Value	∇	$\bar{A}\bar{B} = \overline{A+B}$	AB	$\bar{A}\bar{B} = \overline{A+B}$

Here, $\nabla \rightarrow \bar{A}\bar{B} + A\bar{B} + AB$


$$= \bar{A}\bar{B} + A(\bar{B} + B) \text{ [Distributive Law]}$$

$$= \bar{A}\bar{B} + A \cdot 1 \text{ [Complement Law]}$$

$$= \bar{A}\bar{B} + A$$

$$= (\bar{A} + A)(\bar{B} + A) \text{ [Distributive Law]}$$

$$= (A + B) \text{ [Complement Law]}$$

Circuit Diagram:

IC Requirements:

1. $C_1 \rightarrow$ IC - 74151 (8 to 1 Line MUX) - 1 piece
2. $C_2 \rightarrow$ IC - 74153 (4 to 1 Line MUX) - 1 piece
3. $C_3 \rightarrow$ IC - 74LS04 (NOT Gate) - 1 piece
4. $C_4 \rightarrow$ IC - 74LS32 (OR Gate) - 1 piece
5. $C_5 \rightarrow$ IC - 74LS08 (AND Gate) - 1 piece

Conclusion: We have implemented two type of mux. We have implemented 8x1 Line multiplexer and 4x1 Line multiplexer with the help of implementation table. We have maintained carefulness while working with these mux and every input pin is implemented correctly and thus the proper output is received.