

Department of Computer Science & Engineering

Course No

: CSE 2106

Course Title

: Digital Logic Design Sessional

Experiment No

Experiment Name

: (a) Implement the following boolean function using

(i) 1 to 8 Lime De-Multiplexen/3 to 8 Line Decoder (IC-74138)

(ii) 1 to 16 Line De-Multiplexer/4 to 16 Line Decodor (IC-74154)

F(A, B, C, D) = E (1,3,4, 8,12, 14)

(b) Implement the following boolean function using

(i) An 8 to 1 Line Multiplexet (IC-74151)

(ii) An 4 to 1 Line Multiplexet (IC-74153) F(A,B,C,D)=\(\xi\)(1,3,4,8,12,14)

12-02-22

Date of Submission

12-02-22

Submitted to

: Zarin Tasnim Shejuti & Tamanna Tabassum

Submitted By-

: 05(A2) Group No

Name

: Yasin Arcasah Primce

Student Id

: 20200104042

Section

: A

Experiment Name: Implement the following boolean function using (i) 1 to 8 Line Demultiplexen/3 to 8 line Decoder (IC-74138) (ii) 1 to 16 Lime De-multiplexer/4 to 16 line Decoder

(IC-74151) F(A,B,C,D) = \(\Sigma(1,3,4,8,12,14)\)

Objective: De multiplexen also known as Decoderc. It is a combinational Logic circuit that receives the information on a signal input line and treansfer the same information are of in' possible outlines. It consist of I input line. 'n' outputlines and 'm' selector lines. In this 'm' selector lines are nequired to produce 2m possible output lines (2m=n). I to 8 line demultiplexer, it nequines a selector lines to control 8 output lines (23 = 8). The demultiplexen is called 3 to 8 line decoder. The main objective of this experiment is to implement this above function using 3 to 8 Line decoders and 4 to 16 - line Decoders.


20200104042 Yasirc ArcaPah 12-02-22

Treuth Table:

	T 1			Output		
	Input					
A	В	C	D	F		
0	0	0	0	0		
0	0	0	1	1		
0	0	1	0	0		
-	0	1	l	1		
0	1	0	0	1		
0		0	1	0		
0	1		0	0		
0	1	\ \ L		0		
0	1	1	1			
1	0	0	0	1		
	0	0	1	0		
<u>'</u>	0	1	0	0		
				0		
Ţ	0	0	0			
1	1		1	0		
1	1	0				
1		1	0			
1			1	0		
1						

Circuit Diagram:

- i) 3 to 8 line Decoder
- ii) 1 to 16 Lime Decoders



Ic Requirements:

- 1. C, → IC -74138 (3 to 8 Line Decoder) 2 pieces
- 2. C2 → IC 74154 (4 to 16 Lime Decoderc) 1 Piece
- 3.C3 -> IC 74 LSO4 (NOT Grate) 1 piece
- 1. C4 → IC -74LS 86 (XOR Gate) 4 pieces

Conclusion: In this experiment we successfully have implemented the given function using both 3-8 Line Decoder and 4-to 16 Line Decoder.

Expertiment Name: Implement the following boolean function using
(i) An 8 to 1 Line Multiplexer (IC-74151)

(ii) Am 4 to 8 Line Multiplexer (IC-74153) F(A,B,C,D) = Σ(1,3,4,8,12,14)

Objective: A multiplexer is a device that selects between several analog or digital input signals and towards it to a single output line. The objective is to implement the given function using & to I line and 4 to 1 line Multiplexer. Implementation table have to be used for this implementation.

Treuth Table:

	*T .			Output
	Input		D	F
A	В	C		0
0	0	0	0	
0	0	0	1	1
	0	1	0	0
0		1	1	
0	0	0	0	1
0				0
0	1	0		0
0	1	1	0	V Comment of the second
	1	1	1	0
0		0	0	1
1	0	0	1	0
1	0	0	0	0
ī	0	1	-	0
	0	1	t	
]	1	0	0	1
		0	1	0
			0	
1	1			0
1	1			U

Implementation Table:


Forc 8 x 1 Mux:

361661911 9 - 5 (וטואט							T.
Mux Input Line	I.	I,	I,	I_3	I4	Is	IL	74
Ā	0	0	2	3	(4)	5	6	15
Α	8	9	[0	ţ1	(12)	13	(4)	0
Input values	A	Ā	D	Â	١	0	H	

FOR 4X1 MUX!

T	I,	I_2	I_3
7-0	(1)	2	3
(A)	5	6	7
(8)	9	10	11
(12)	13	(14)	15
*	$\bar{A}\bar{B} = \bar{A}+\bar{B}$	AB	AB= A+B
	T ₀ 0 (4) (8) (12)	(12) 13	(8) 9 13 (14)

Circuit Diagram:



Il Requirements:

1.C, -> IC - 74151 (8 to 1 Line MUX) - 1 piece

2. C2 -> IC - 34153 (4 to 1 Line MUX) - 1 piece

3, C3 -> IC - 74LSO4 (NOT Grate) - 1 piece

1. C1 -> IC - 74L532 (OR Gate) - 1 piece

5. C5 → IC -74LSO8 (AND Grate) - I piece

Conclusion: We have implemented two type of Mux. We have implemented 8x1 Line multiplexer and 4x1 Line multiplexer with the help of implementation table. We have maintained carrefulness while working with these mux and every imput pin is implemented connectly and thus the proper output is necessived.