

#### Department of Computer Science & Engineering

Course No

: CSE 2106

Course Title

: Digital Logic Design Sessional

Experiment No

: 10

Experiment Name

(a) Design a switch controlled Birary standom up-down counter using J-k Flip-Flop for following sequence.

If s=0 down, 3 < 0 < 5 < 2 < 4

If s=1 up, 3 → 0 → 5 → 2 → 1

(b) Design a 4 bit Synchronus down counter using TFF
(a) Design a Bed Ripple up Counter using D Flip-Flop

Date of Submission

: 26 -02-22

Submitted to

: Zarin Tasnim Shejuti & Tamanna Tabassum

#### <u>Submitted By-</u>

: GITCOUP -5 (A2) Group No

: Yasir Arcafah Prince Name

Student Id : 20200104042

Section


: A

Experciment Name: (a) Design a Switch Controlled Binary Random Up-down Counter Using J-k Flip-Flop For the Following Sequence:

If 
$$S=0$$
, Down:  $3 \leftarrow 0 \leftarrow 5 \leftarrow 2 \leftarrow 4$   
If  $S=1$ ,  $Up: 3 \rightarrow 0 \rightarrow 5 \rightarrow 2 \rightarrow 1$ 

Objective: In this experiment, we are going to design a switch controlled binary number up-down Counter using J-K flip-flop. If the Switch, S = 0 it will work as down counter other wise, if the switch S = 1 it will work as a up counter.

## State Diagram:



#### State Table:

Switch	Priesent State	Next State
-	3	4
	O	3
o(down)	5	0
O( oow)	2	5
	4	to case both strong to the format the second as an exercise construction when the second as a second discussion and the second discuss
	3	D
	0	5
1(up)	5	2
	2	4
	4	3

Number of flip-flop: In the sequence, the maximum value is 5, so the number of flip-flops = [log\_5]=3

Excitation Table:

Decimal	Procesent State			Next State			7	JK FF's imput					
	OWITO	$Q_3$	0,	g,	0,3'	Q2'	9,'	73	K <sub>3</sub>	J,	K <sub>2</sub>	J,	K,
3	0	0	1	1	1	0	0	1	×	×	1	x	
O	0	0	0	0	0	1	1	0	X	1	×	1	×
5	0	1	0	!	0	0	0	X	١	0	×	×	×
2	0	0	1	O	1	0	1	1	X	X	1		X
4	0	1	0	0	0	1	O	×	1	. 1	×	0	1
11	1	0	1	1	0	0	0	0	X	×	1	X	-
8	T	0	0	0	1	0	1	١	X	0	×	l t	X
13	1	1	0	1	0	1	0	X	1	(	×	×	×
10	t	0	1	0	١	0	0	1	X	X	1	0	X
12	1	1	0	0	0	1	1	×	1	i	x	1	1

## Function Simplification using k-map:

Herce, Common don't care, d= & (1,6,7,9,14,15)

- -12,20,10)

kg = & (4,5,12,13)

J3 = 5 (3,2,8,10)

B20,

8 = \(\(\frac{1}{4},5,6,7,9,12,13,14,15\)

d = E(1,2,3,6,7,8,9,10,11,14,15)

Q.Q. Q29, 929, 929,

503	Q20,	9291	0,29,	0,29,
553		X	1	1
503	×	X	×_	×
583	X	×	×	×
sē,	1	Х		

91001				_
X	X	X	×	
1	1	×	×	
1	1	Х	×	
×	×	メ	×	
	-	X		

J3 = 5 92 + 5 01

k3 = 1

929, 503	9,9,	Q10,	0,20,	9,0
303	T	X	X	[X
SQ3	1		×	×
863	1		×	×
<b>S</b> @3		×	×	×

593	B2B,	9,9,	9291	8281
īĝ,	1	Х	×	1
ŜQ3		×	X	X
SQ3	1	X	×	X
SQ3		×	×	

 $k_2 = \Sigma(2,3,10,11)$  $\delta = \Sigma(0,1,4,5,6,7,8,9,12,13,14,15)$ 


583	<u>5</u> . <u>6</u> ,	9,9,	9,91	Q <sub>2</sub> Q,		
SQ3	×	××		Ī		
50,	×	×	×	X		
503	×	×	*	×		
SQ3	メ	× ×		1		

K2=1

503 281	<u>ত্</u> ,ত্	<u> 5</u> 29,	929,	929,	
<u>\$</u> \$3	1×	×	i	×	
58,3	×	1	X	×	
503	X	1	×	×	
50,3	×	×	1	×	

20200104042 Yasire Areatah 26-02-22

Circuit Diagram:



## Te Requirements;


- 1. JK flip-flop (7476+C1) 3 pieces
- 2. AND (7415086)-2 pieces
- 3. OR (7ALS32 → C3) 1 piece
- 4. NOT (74LSO4 → C1) 1 piece

Conclusion: From this experiment, we have constructed a switch controlled binary nardom up-down counted using IX Ilip-flop. When the switch is turned off it works as down countercand when the switch is on it works as up countercand when the switch is on it works as up countercand.

Experiment Name: (b) Design a 4 bit Synchronus Down-Countercusing T Flip-Flop.

Objective: Herce, we are going to construct a circuit for 4 bit Synchromus Down Counter using T Flip-Flop. JK Flip-Flop can worck as a T Flip-Flop if we imput the same value in J&K. Herce both the values of J and K can either be zero or one. By using this method, we can construct a JK flip-flop IC into a T Flip-Flop IC.

### State Diagram:



#### State Table;

Present State	Next State	
0	15	Anti-e-rating environments
	O	
2		
3	2	
4	3	
5	4	
6	5	
7	6	
8	7	
g	8	
10	9	
1)	to	
(2	11	
13	12	A STATE OF THE STA
14	13	
	14	

Number of Slip-Slop:

Highest Numbers = 15 Numbers of flip-flop = [log\_15] = 4

## Excitation Table:

Decimal	Pro	esent i	State		Nex	Next State				Flip Flop Imput			
Decishan	9,1	Q3'	92'	9,1	84	0,3	032	g,	Ta	T <sub>3</sub>	T <sub>2</sub>	Ti	
0	0	0	0	0	i	1	1	1	1	1	1	1	
	0	0	0	1	0	0	0	0	0	0	0	(	
2	0	0	١	0	0	0	0	1	a	0	1	t	
3	0	0	1	1	0	Ó	1	0	0	0	0	t	
4	0	i	0	0	0	0	1	1	0	1	1	t	
5	0	1	0	1	0	1	0	0	0	0	0	1	
C	0	1	١	0	0	1	0	1	0	0	1	1	
7	0	1	1	1	0	1	1	0	0	0	ð	1	
8	1	Ü	0	0	0	1	1	١	1	1	١	i	
9	t	0	ø	1	1	0	0	0	0	0	0	f	
מן	1	6	1	0	1	0	0	1	0	0	ı	١	
[1	- Account of the Control of the Cont	0	1	1	1	0	1	0	0	0	0	(	
12	1	1	0	0	1	0	1	1	0	1	1	1	
13	1	1	0	ı	1	1	Ø	0	0	0	0	1	
14	1	1	1	0	1	1	0	1	0	0	l i	1	
15	1	1	1	1	1	1	1	0	0	0	0	١	

Function Simplification using k-map:

T1 = \( \( \text{0,8} \)

0.0				
8483 829,	929,	Q29,	9201	0,20,
<u> </u>	Ш		The second secon	
S483				
9183				
9483	П			

T4 = 93 9, 91

 $T_3 = \sum (0,4,8,12)$ 

Ξ.							
	9183	Q,Q,		9,9,	929,	9,0,	
	Q4Q3		TT				
	9483	7	1				
	9493		١				
	9483		1				

T3 = \$2\$,

T2 = \( \( \text{0,2,4,6,8,10,12,14} \)

9483 9291	Q2Q1		Q29,	0,291	0,0,
9483 9291 0483	1				1
8483	1				1
0,40,3	1				
8483	1	1	. ,		


T2 = \$1

 $T_1 = \Sigma(0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)$ 

9,103 9,29,1	Q2Q1	B281	0,29,	0,20,1
0483	1	`1'-	1	
9193	1	. <b>t</b>	. 1	ì
9193	1	l	١	1
9483	1	1	1	١

T,= 1

## Circcuit Diagram:



#### Il Requirement:

1. JKFF (7476) →4 pieces

2. C2 -> AND Grate (74 LSO8) -> 1 piece


Conclusion: In this experiment, we have constructed a circuit for 4 bit Synchronus down counter using T flip-flop. Synchronous means its clock pulse never depends on the output values. We need to imput position level clock value and thus the four Jk flip-flop works at a same time for this experiment.

Experiment Name: (c) Design a BeD Ripple up counter using D flip-flop.

Objective: Our objective is to design a BCD Ripple up counter using a D flip-flop. This counter is designed to count ten digits, (0-9).

It counts for every new dock imput.

State Diagram:



### State Table:


Present State	Next State
0	1
1	2
2	3
3	4
4	5
5	6
E	7
7	8
8	9
9	Ö

Number of flip-flop! In the sequence, the maximum value is 9. So, the number of flip-flop = [log\_9] = 4

0- flipflop Excitation Table:

9 <sub>n</sub>	Q <sub>n+1</sub>	D
0	0	0
٥	١	ı
. 1	0	0
ı	Ī	1

# Circuit Diagram:



## Te Requirements:

1. C, -> 4013 (D-Flip Flop) - 4 pieces

2. C2 → 74LSOB (AND Grate) - 1 piece

Conclusion: We have constituted a BeD slipple up counter using D-flipflop. Herce, the connection were given properly and nequired output was found.