

Department of Computer Science & Engineering

Course No

: CSE 2106

Course Title

: Digital Logic Design Sessional

Experiment No

: 08

Experiment Name

= a) Design a 4 bit CLA (Carrey Look Ahead) Adder Circcuit b) Design a Magnitude Comparator for 1-bit

c) Design an 8 to 3 line Priority Encoder where priority is Io>I1>I2>I3>I4>I5>I6>I7

Date of Submission: 05-02-22

Submitted to

: Zarin Tasnim Shejuti & Tamanna Tabassum

Submitted By-

Group No : 05 (A2)

: Yasir Arrafah Prince Name

Student Id : 20200104042

: A Section

Experiment: Design & 1 bit CLA (Carry Look Ahood) addore circuit
Objective: The carry look ahood addore calculates one on morce carry
bits before sum which neduces the wait time to calculate the
nesult of the larger value bits of addere. So, nipple comey addere
is less efficient than CLA. The main objective is to design a
4-bit CLA adder circuit.


Truth Table: [Fore I bit Carery Look Ahead Addere]


Imp	ut		Output	
C _m	А	В	Cout	Sum (S)
0	0	٥	0	0
0	0	. 1	٥	I
0	1	0	0	1
0	1	1	1	0
1	0	Ü	0	1
1	0	1	1	0
		0	,	٥
1	1	I	1	1

Function Evaluation using k-map:

Sum, 5 = \(\Sigma(1,2,4,7)\)

AB				
C in	ĀĒ	ĀB	AB	AĒ
Cin				
Cin			回	





Herce,
$$P_{i} = A_{i} \oplus B_{i}$$
 $G_{ij} = A_{i}B_{i}$
 $S_{i} = P_{i} \oplus C_{i}$ $C_{i+1} = G_{ij} + P_{i}C_{i}$
For 1^{SI} bit:
 $P_{i} = A_{1} \oplus B_{1}$
 $G_{1} = A_{1}B_{1}$
 $G_{1} = A_{1}B_{1}$
 $G_{1} = A_{1}B_{2}$
 $G_{1} = A_{2} \oplus B_{2}$
 $G_{2} = A_{2} \oplus B_{2}$
 $G_{2} = A_{2}B_{2}$
 $G_{2} = G_{1} + P_{1}C_{1} = A_{1}B_{1} + (A_{1} \oplus B_{1}) \cdot A_{1}B_{1}$ [From 1^{ST} bit]
 $S_{3} = P_{2} \oplus G_{2} = (A_{2} \oplus B_{2}) \oplus (A_{1}B_{1})$
For 3^{913} bit:
 $P_{3} = A_{3} \oplus B_{3}$
 $G_{13} = A_{3}B_{3}$

 $G_{13} = A_3 B_3$ $C_3 = G_{12} + P_2 C_2 = A_2 B_2 + (A_2 \oplus B_2) \cdot A_1 B_1$ [From 2nd bit] $S_3 = P_3 \oplus C_3 = (A_3 \oplus B_3) \oplus [A_2 B_2 + (A_2 \oplus B_2) \cdot A_1 B_1]$


Forc 4th bit:

$$P_{4} = A_{4} \oplus B_{4}$$
 $G_{14} = A_{1}B_{4}$
 $C_{4} = G_{13} + P_{3}C_{3} = A_{3}B_{3} + (A_{3} \oplus B_{3}) \left[A_{2}B_{2} + (A_{2} \oplus B_{2}) \cdot A_{1}B_{1} \right] \left[\text{From } 3^{\text{red}} \text{ bit} \right]$
 $S_{4} = P_{4} \oplus C_{4}$
 $= (A_{4} \oplus B_{4}) \oplus \left[A_{3}B_{3} + (A_{3} \oplus B_{3}) \right] A_{2}B_{2} + (A_{2} \oplus B_{2}) \cdot A_{1}B_{1}$

04-02-22

Truth Table: [Fore 4 bit Carry Look Ahead Adders]

	Input								Out	put		_
A ₃	Az	A	A _D	θ_3	82	B,	В	Cout	S3	S2	5,	,
0	0	1	1	Ö	0	0	1	0	0	1	0	0
0	1	0	-	٥	0	١	1	0		0	0	0
٥	1	١	O	١	0	O	1	0	1	1	1	1
1	0	ı	I	0	1	0	1	1	0	0	0	0
ı	1	0	0	1	ì	D	0	1	1	0	0	0
								J				



Ic Requirements:

- 1) C, -> 74LSO8 (AND trate) -> 2 pieces
- 2) C2 -> 74LS32 (OR Grate) -- 1 place
- 3) C3 -> 74LS86 (xOR Grate) -> 2 pieces

Conclusion: We have learnt through this experiment how to dosign a 4 bit CLA Adder Circuit which reduces the time and efficiently do addition without adding the previous elements.

Experiment Name: Design a Magnitude Comparator forc. 4 bit.

Objective: A magnitude comparator is a combinational circuit that compares two digit on binary number in order to find out whether one binary number is equal on less on greater than other binary number. The main objective of this experiment is to design a magnitude comparator for 4 bit to check whether two inputs are A>B, A=B ore A LB.

Truth Table: (For 1 bit Magnitude Comparcator)

Imput		Output				
A	В	F, (A>B)	$F_2(A=B)$	F3 (ALB)		
0	O	0	ſ	0		
0	1	0	0	l		
t	Ó		D	O		
I	I	O		D		


For, 1 bit: we write, $F_1 = A_1\overline{B}_1$ when A > B $F_2 = \overline{A}_1\overline{B}_1 + A_1B_1 = \overline{A_1 \oplus B_1} \text{ when } A = B$ $F_3 = \overline{A}_1B_1 \text{ when } A \neq B$

For 2 bit:
$$A = A_2A_1$$
; $B = B_2B_1$
 $(A > B) = > (A_2 > B_2) + (A_2 = B_2) \cdot (A_1 > B_1)$
 $=> A_2 \overline{B_2} + \overline{A_2 \oplus B_2} (A_1 \overline{B_1})$
 $(A = B) => (A_2 = B_2) (A_1 = B_1) => \overline{A_2 \oplus B_2} \cdot \overline{A_1 \oplus B_1}$
 $(A \land B) => (A_2 \land B_2) + (A_2 = B_2) (A_1 \land B_1)$
 $=> A_2 \land B_2 + \overline{A_2 \oplus B_2} (\overline{A_1} \cdot B_1)$

Tasirc Arcafah 20200104042 01-02-22

Trouth Table: (Forc 4 bit Magnitude Comparcatore)

		Input		Out	nt					
A ₄	A ₃	A ₂	Aı	B4	B_3	B ₂	Bı	+		ALB
1	0	0	Ö	0	1	0	0	1	0	0
1	ı	0	0	1	1	0	0	0	1	10
1	0	0	ı	i	0	1	1	0	0	1
0	I	0	1	0	0	0	1	ı	0	0



Il Requirements:

1.0, → 74LSO8 (AND Grate) - 5 pieces

2. C2 -> 74LS32 (OR Grafe) - 2 pieces

3. C3 -> 74 LSO4 (NOT Grate) - 2 pieces

1. C1 → 74LS86 (xor Grate) - 1 piece

Conclusion: Through this experiment, we have successfully designed a magnitude comparator using basic gates such as AND, OR, NOT and X-OR for 4 bits.

Experiment: Design a 8 to 3 line Prejority Encoder where the prejority is $I_0 > I_1 > I_2 > I_3 > I_4 > I_5 > I_6 > I_7$

Objective: A presortity encodere is an encodere circuit that includes the presortity encodere is such that if two ore more inputs are equal to 1 at the same time, the imput having the highest presortity will take preference. Here, we have to design a 8 to 3 line presortity encodere.

Truth Table:

		I_n	1 0	Jutput						
T,	I,	I ₁	T ₃	Iq	I ₅	T,	Iz	F.	F,	F ₂
0	0	O	O	0	0	O	11	ı	ĺ	
0	0	0	0	0	0	I man	×	1	I	0
0	0	0	0	0	1	×	×	1	0	1
0	0	0	0	1	×	X	×	i	0	D
٥	0	0	I	X	×	X	X	0	(1
0	0	l	×	×	×	×	X	0	1	0
٥	1	×	×	×	×	×	×	0	0	1
1	×	×	×	×	×	×	×	0	0	0


Herce, Fo = To I, I2 I3 I4 I5 I6 I7 + IOI, I2 I3 I4 I5 I6 + IOI, I2 I3 I4 I5 + IOI, I2 I3 I4 I5 +

=
$$(\bar{I}_0\bar{I}_1\bar{I}_2\bar{I}_3)(\bar{I}_4\bar{I}_5\bar{I}_6\bar{I}_7 + \bar{I}_4\bar{I}_5\bar{I}_6 + \bar{I}_4\bar{I}_5 + \bar{I}_4)$$
[Distributive Law]
= $(\bar{I}_0\bar{I}_1\bar{I}_2\bar{I}_3)$ $\{\bar{I}_4\bar{I}_5(\bar{I}_6\bar{I}_7 + \bar{I}_6) + \bar{I}_4\bar{I}_5 + \bar{I}_4\}$ [Distributive Law]
= $(\bar{I}_0\bar{I}_1\bar{I}_2\bar{I}_3)$ $\{\bar{I}_4\bar{I}_5(\bar{I}_6 + \bar{I}_7) + \bar{I}_4 + \bar{I}_5\}$ [Absorption Law]
= $(\bar{I}_0\bar{I}_1\bar{I}_2\bar{I}_3)$ $\{\bar{I}_4\bar{I}_5\bar{I}_6 + \bar{I}_4\bar{I}_5\bar{I}_7 + \bar{I}_4 + \bar{I}_5\}$ [Distributive Law]

```
= ( [, [, [, [, ]] ) \ ( [, + I5) ( I5 + I4 I6) + ( [4 + I4) ( I4 + I5 I7) \ [Distributive Law]
= ( I, I, I, I, I) ( I5 + I4 I6 + I4 + I5 I7 ) [ Complement Law]
= ( \bar{I}_1 \bar{I}_2 \bar{I}_3 ) \rangle ( \bar{I}_5 \bar{I}_7 ) + ( \bar{I}_4 + \bar{I}_4 \bar{I}_6 ) \rangle \bar{Commutative Law}
= (To I, I2 I3) (I4+I5+I6+I7) [Absorption Law]
\therefore F_0 = (\bar{T}_0 \bar{T}_1 \bar{T}_2 \bar{T}_3) (T_4 + T_5 + T_6 + T_7)
F_1 = \overline{T_0}\overline{T_1}\overline{T_2}\overline{T_3}\overline{T_4}\overline{T_5}\overline{T_6}\overline{T_7} + \overline{T_0}\overline{T_1}\overline{T_2}\overline{T_3}\overline{T_4}\overline{T_5}\overline{T_6} + \overline{T_0}\overline{T_1}\overline{T_2}\overline{T_3} + \overline{T_0}\overline{T_1}\overline{T_2}
    = \bar{I}_{6}\bar{I}_{1} \left\{\bar{I}_{2}\bar{I}_{3}\bar{I}_{4}\bar{I}_{5}\left(\bar{I}_{6}I_{7}+I_{6}\right)+\bar{I}_{2}I_{3}+I_{2}\right\} Distributive Law
    = I. I, { I, I3 I4 I5 (I6+I7) + I2+ I3 [Absorption Law]
    = \bar{I}_{6}\bar{I}_{1} [(\bar{I}_{2}+I_{2})(I_{2}+\bar{I}_{3}\bar{I}_{4}\bar{I}_{5}I_{6})+(\bar{I}_{3}+I_{3})(I_{3}+\bar{I}_{2}\bar{I}_{4}\bar{I}_{5}I_{7})][Distributive]
    = IoI, [I2+I3I4 I5 I6+I3+ I2I4 I5I7 | Complement Law
    = IoI, [I3+I2+ I4 I5 (I6+I7)] [Distributive Law]
  F_1 = \overline{T}_0 \overline{T}_1 \left[ \overline{T}_2 + \overline{T}_3 + \overline{T}_4 \overline{T}_5 \left( \overline{T}_6 + \overline{T}_7 \right) \right]
  F_2 = \overline{T_0}\overline{T_1}\overline{T_2}\overline{T_3}\overline{T_4}\overline{T_5}\overline{T_6}T_7 + \overline{T_0}\overline{T_1}\overline{T_2}\overline{T_3}\overline{T_4}T_5 + \overline{T_0}\overline{T_1}\overline{T_2}T_3 + \overline{T_0}T_7
       =\bar{T}_{0}\left(\bar{T}_{1}\bar{T}_{2}\bar{T}_{3}\bar{T}_{4}\bar{T}_{5}\bar{T}_{6}\bar{T}_{7}+\bar{T}_{1}\bar{T}_{2}\bar{T}_{3}\bar{T}_{4}\bar{T}_{5}+\bar{T}_{1}\bar{T}_{2}\bar{T}_{3}+\bar{T}_{1}\right)
       = I. \(\bar{\I}_1\bar{\I}_2\bar{\I}_3\bar{\I}_4\)\(\bar{\I}_5\bar{\I}_6\bar{\I}_7+\bar{\I}_5\)+(\bar{\I}_1+\bar{\I}_1)\(\bar{\I}_1+\bar{\I}_2\bar{\I}_3\)\\[\begin{array}{c} \Distributive \]
         = I. \ I, I2 I3 I1 (I5 + I6 I7) + I1+ I2 I3 \ [Complement Law]
```

 $= \overline{I_0} \left\{ \overline{I_1} \overline{I_2} \overline{I_3} \overline{I_4} \overline{I_5} + \overline{I_1} \overline{I_2} \overline{I_3} \overline{I_4} \overline{I_6} \overline{I_7} + \overline{I_1} + \overline{I_2} \right\} \left[\text{Distribution Law} \right]$ $= \overline{I_0} \left(\overline{I_1} + \overline{I_2} \overline{I_3} \overline{I_4} \overline{I_5} + \overline{I_2} \overline{I_3} \overline{I_4} \overline{I_6} \overline{I_7} + \overline{I_2} \overline{I_3} \right) \left[\text{Absorption Law} \right]$ $= \overline{I_0} \left[\overline{I_1} + \overline{I_2} \left(\overline{I_3} + \overline{I_4} \overline{I_5} + \overline{I_4} \overline{I_6} \overline{I_7} \right) \right] \left[\text{Absorption Law} \right]$ $= \overline{I_0} \left[\overline{I_1} + \overline{I_2} \left(\overline{I_3} + \overline{I_4} \left(\overline{I_5} + \overline{I_6} \overline{I_7} \right) \right) \right] \left[\text{Distribution Law} \right]$ $= \overline{I_0} \left[\overline{I_1} + \overline{I_2} \left(\overline{I_3} + \overline{I_4} \left(\overline{I_5} + \overline{I_6} \overline{I_7} \right) \right) \right] \left[\text{Distribution Law} \right]$ $= \overline{I_0} \left[\overline{I_1} + \overline{I_2} \left(\overline{I_3} + \overline{I_4} \left(\overline{I_5} + \overline{I_6} \overline{I_7} \right) \right) \right] \left[\text{Distribution Law} \right]$ $= \overline{I_0} \left[\overline{I_1} + \overline{I_2} \left(\overline{I_3} + \overline{I_4} \left(\overline{I_5} + \overline{I_6} \overline{I_7} \right) \right) \right]$





Ic Requirements:

1. C, -> 74LSO8 (AND Grate) -> 3 pieces

2. C2 -> 74LS32 (OR Grate) -> 3 pieces

3. c3 → 71LSO4 (NOT Gate) → 2 pieces

<u>Conclusion</u>: We have designed a 8 to 3 line prejorcity encoders where the prejorcity is $I_0 > I_1 > I_2 > I_3 > I_4 > I_5 > I_6 > I_7$. I_0 has the most prejorcity and I_1 has least prejorcity. From treath table we have gained F_0, F_1, F_2 expressions and by using logic gates we have implemented those expression property and got preoper output.