Quiz Questions

Q1: COMPUTER ARCHITECTURE (1)
In memory transfer location address is supplied by____ that puts this on address bus
A. ALU
B. CPU
C. MAR
D. MDR
Correct Answer: B. CPU

Q2: COMPUTER ARCHITECTURE (10)
Control memory is part of _____ that has addressable storage registers and used as temporary storage for data
A. ROM
B. RAM
C. CPU
D. Memory
Correct Answer: A. ROM

Q3: COMPUTER ARCHITECTURE (11)
How many modes the address in control memory are divided into?
A. 2
B. 3
C. 5
D. 7
Correct Answer: A. 2

Q4: COMPUTER ARCHITECTURE (12)
which of the following is interrupt mode
A. Task mode
B. Executive mode
C. Both a & b
D. None of these
Correct Answer: B. Executive mode

Q5: COMPUTER ARCHITECTURE (13)
Mode of addresses in control memory are:
A. Executive mode
B. Task mode
C. Both Executive mode & Task Mode
D. None of these
Correct Answer: C. Both Executive mode & Task Mode

Q6: COMPUTER ARCHITECTURE (14)
On what method search in cache memory used by the system
A. Cache directing
B. Cache mapping
C. Cache controlling
D. Cache invalidation
Correct Answer: B. Cache mapping

Q7: COMPUTER ARCHITECTURE (15)
Microprograms are usually stored in
A. ROM
B. RAM
C. SAM
D. SAN
Correct Answer: A. ROM

Q8: COMPUTER ARCHITECTURE (16)
In which addressing the operand is actually present in instruction
A. Immediate addressing
B. Direct addressing
C. Register addressing
D. None of these
Correct Answer: A. Immediate addressing

Q9: COMPUTER ARCHITECTURE (17)
In which addressing the simplest addressing mode where an operand is fetched from memory is_____
A. Immediate addressing
B. Direct addressing
C. Register addressing
D. None of these
Correct Answer: B. Direct addressing

Q10: COMPUTER ARCHITECTURE (18)
which addressing is a way of direct addressing
A. Immediate addressing
B. Direct addressing
C. Register addressing
D. None of these
Correct Answer: C. Register addressing

Q11: COMPUTER ARCHITECTURE (19)
In which mode the main memory location holds the Effective Address of the operand
A. Immediate addressing
B. Direct addressing
C. Register addressing
D. Indirect addressing
Correct Answer: D. Indirect addressing

Q12: COMPUTER ARCHITECTURE (2)
Operation of memory transfer are
A. Read
B. Write
C. Both Read and Write
D. None
Correct Answer: C. Both Read and Write

Q13: COMPUTER ARCHITECTURE (20)
Which addressing is an extremely influential way of addressing
A. Displacement addressing
B. Immediate addressing
C. Direct addressing
D. Register addressing
Correct Answer: A. Displacement addressing

Q14: COMPUTER ARCHITECTURE (21)
Which algorithm is a multiplication algorithm which multiplies two signed binary numbers in 2's complement notation
A. Usual multiplication
B. Booth's multiplication
C. Both
D. None of these
Correct Answer: B. Booth's multiplication

Q15: COMPUTER ARCHITECTURE (22)
. _____interrupt establishes a priority over the various sources to determine which request should be entertained first
A. Priority interrupt
B. Polling
C. Daisy chaining
D. None of these

Correct Answer: A. Priority interrupt

Q16: COMPUTER ARCHITECTURE (23)
An instruction code must specify the address of the____
A. Opcode
B. Operand
C. Both
D. None
Correct Answer: B. Operand

Q17: COMPUTER ARCHITECTURE (3)
In memory, the read operation puts memory address on to a register known as
A. PC
B. ALU
C. MAR
D. All of these
Correct Answer: C. MAR

Q18: COMPUTER ARCHITECTURE (4)
Which operation puts memory address in memory address register and data in DR
A. Memory read
B. Memory write
C. Both
D. None
Correct Answer: B. Memory write

Q19: COMPUTER ARCHITECTURE (5)
The memory bus is also referred as_____
A. Data bus
B. Address bus
C. Memory bus
D. All of these
Correct Answer: A. Data bus

Q20: COMPUTER ARCHITECTURE (6)
DDR2 stands for
A. Double data rate 2
B. Data double rate 2
C. Dynamic data rate 2
D. Dynamic double rate 2
Correct Answer: A. Double data rate 2

Q21: COMPUTER ARCHITECTURE (7)
SDRAM stands for
A. System dynamic random access memory
B. Synchronous dynamic random access memory
C. Both
D. None
Correct Answer: B. Synchronous dynamic random access memory

Q22: COMPUTER ARCHITECTURE (8)
_____is the sequence of operations performed by CPU in processing an instruction
A. Execute cycle
B. Fetch cycle
C. Decode
D. Instruction cycle
Correct Answer: D. Instruction cycle

Q23: COMPUTER ARCHITECTURE (9)
IRET stand for
A. Interrupt enter
B. Interrupt return
C. Interrupt delete
D. None of these
Correct Answer: B. Interrupt return