Department of Electronic & Telecommunication Engineering University of Moratuwa



EN2111 - Electronic Circuit Design

UART Implementation in FPGA Group 09

Name: Alahakoon U.M.Y.B (210027C)

Ahamath M.J (210024N)

Date: 08/05/2024

Introduction

This report focusses on implementation of a UART transceiver and a receiver on the EP4CE22F17C6 FPGA board, consisting of three main parts: the simulation timing diagram, the test benches that goes with it, and the RTL code. UART, being an asynchronous communication protocol, relies on start and stop bits to delineate data packets, without the need for a clock signal. The RTL code defines the UART module's operation in detail. It allows devices to communicate serially by defining data packets with start and stop bits. Simultaneously, a carefully designed testbench enables comprehensive verification of the module's performance in many environments. Furthermore, by providing essential insights into the temporal dynamics of the exchange of information, the timing diagram captured during simulation directs optimization efforts toward smooth bidirectional communication. After being programmed into the FPGA, the Tx and Rx pins enable bidirectional serial communication with external devices, providing an environment for smooth data transfer.

01. RTL code for UART

Baud Rate Code

```
baudrate.v
//This is a baud rate generator to divide a 50MHz clock into a 115200 baud Tx/Rx pair.
      //The Rx clock oversamples by 16x.
    ⊟module baudrate (input wire clk_50m,
                           output wire Rxclk_en,
                           output wire Txclk_en
 6
      //Our Testbench uses a 50 MHz clock.
      //Want to interface to 115200 baud UART for Tx/Rx pair
//Hence, 50000000 / 115200 = 435 Clocks Per Bit.
      parameter RX_ACC_MAX = 50000000 / (115200 * 16);
      parameter TX_ACC_MAX = 50000000
      parameter RX_ACC_WIDTH = $clog2(RX_ACC_MAX);
      parameter TX_ACC_WIDTH = $clog2(TX_ACC_MAX);
reg [RX_ACC_WIDTH - 1:0] rx_acc = 0;
reg [TX_ACC_WIDTH - 1:0] tx_acc = 0;
16
17
      assign Rxclk_en = (rx_acc == 5'd0);
19
      assign Txclk_en = (tx_acc == 9'd0);
21
22
    □always @(posedge clk_50m) begin
         if (rx_acc == RX_ACC_MAX[RX_ACC_WIDTH - 1:0])
23
24
             rx_{acc} \ll 0;
         else
25
26
             rx_acc \leftarrow rx_acc + 5'b1; //increment by 00001
     end
27
28
    □always @(posedge clk_50m) begin
29
         if (tx_acc == TX_ACC_MAX[TX_ACC_WIDTH - 1:0])
30
             tx_acc <= 0;
31
32
         else
             tx_acc \leftarrow tx_acc + 9'b1; //increment by 000000001
33
34
      end
35
36
      endmodule
```

Transmitter Code

```
Date: May 07, 2024
                                                                                                                       Project: UART
         module transmitter( input wire [7:0] data_in, //input data as an 8-bit regsiter/vector input wire wr_en, //enable wire to start input wire clk_50m, input wire clken, //clock signal for the transmitter output reg Tx, //a single 1-bit register variable to hold transmitting
    3
    5
          bit
    6
                                     output wire Tx_busy //transmitter is busy signal
    8
    9
          initial begin
               Tx = 1^{T}b1; //initialize Tx = 1 to begin the transmission
   10
   11
          //Define the 4 states using 00,01,10,11 signals
   12
          parameter TX_STATE_IDLE = 2'b00;
parameter TX_STATE_START = 2'b01;
parameter TX_STATE_DATA = 2'b10;
   13
   14
   15
          parameter TX_STATE_STOP = 2'b11;
   17
         reg [7:0] data = 8'h00; //set an 8-bit register/vector as data,initially equal to 00000000 reg [2:0] bit_pos = 3'h0; //bit position is a 3-bit register/vector, initially equal to 000
   18
         reg [2:0] bit_pos = 3'h0; //bit position is a 3-bit register/vector, initially equal to 000
reg [1:0] state = TX_STATE_IDLE; //state is a 2 bit register/vector, initially equal to 00
   19
   20
   21
          22
   23
   24
          always @(posedge clk_50m) begin
   25
              case (state) //Let us consider the 4 states of the transmitter
   26
             TX_STATE_IDLE: begin //we define the conditions for idle or NOT-BUSY state
   27
                  if (wr_en) begin
                     state <= TX_STATE_START; //assign the start signal to state
data <= data_in; //we assign input data vector to the current data
bit_pos <= 3'h0; //we assign the bit position to zero</pre>
   28
   29
   30
                 end
   31
   32
              end
   33
             TX_STATE_START: begin //We define the conditions for the transmission start state
   34
                  if (clken) begin
                                      //set Tx = 0 indicating transmission has started
   35
                     state <= TX_STATE_DATA;
   36
   37
                 end
              end
   38
              TX_STATE_DATA: begin
   39
                 if (clken) begin
  if (bit_pos == 3'h7) //we keep assigning Tx with the data until all bits have been
   40
   41
          transmitted from 0 to 7
                         state <= TX_STATE_STOP; // when bit position has finally reached 7, assign
   42
          state to stop transmission
   43
                         bit_pos <= bit_pos + 3'h1; //increment the bit position by 001</pre>
   44
   45
                     Tx <= data[bit_pos]; //Set Tx to the data value of the bit position ranging from 0-7
   46
                 end
   47
              end
              TX_STATE_STOP: begin
   48
                 if (clken) begin


TX <= 1'b1; //set TX = 1 after transmission has ended
   49
   50
   51
                      state <= TX_STATE_IDLE; //Move to IDLE state once a transmission has been completed
   53
              end
             default: begin
Tx ← 1'b1; // always begin with Tx = 1 and state assigned to IDLE
   54
   55
   56
57
                 state <= TX_STATE_IDLE;</pre>
             end
              endcase
   58
   59
   61
   62
          endmodu1e
   63
```


Receiver Code

```
Project: UART
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ate: May 07, 2024
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      Project: UART
                                                                                                    (input wire Re. output wire Re. output wo penday. input wire oready. clr, input wire clksom, input wire clksom, input wire clksom, input wire reset, output reg [7:0] data // 8 bit register );
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       end
default: begin
__state <= RX_STATE_START; // always begin with state assigned to START
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         72
73
74
75
76
77
78
79
80
81
82
                                                                                                                                                                                                                  // default 1 bit req
itial begin
ready = 1'b0; // initialize ready = 0
data = 8'b0; // initialize data as 00000000
                          end
// Define the 4 states using 00,01,10 signals
parameter RX_STATE_START = 2 b00;
parameter RX_STATE_DATA = 2 b01;
parameter RX_STATE_STOP = 2 b10;
                        reg [1:0] state = RK.STATE.START; // state is a 2-bit register/vector, initially equal to 00 reg [3:0] sample = 0; // This is a 4-bit register reg [3:0] bit pos = 0; // bit position is a 4-bit register/vector, initially equal to 000 reg [7:0] scratch = 8 b0; // An 8-bit register assigned to 00000000
                        always @(posedge clk_50m) begin
if (reset) begin
data = 0;
scratch = 0;
end
                                        if (RX en) begin
                                                   if (ready_clr) ready <= 1 b0; // This resets ready to 0
                                                   if (clken) begin case (state) // Let us consider the 3 states of the receiver case (state) // Let us consider the 3 states of the receiver RCSTATE STATE configuration of the state of the receiver for sample case of the sam
                                                               end
RX_STATE_DATA: begin // We define conditions for starting the data colleting
sample <= sample + 4 bi; //increment by 0001
if (sample == 4 hb) begin // we keep assigning Rx data until all bits have 01
 50
51
52
53
54
                                                                                            scratch[bit_pos[2:0]] <= Rx;
bit_pos <= bit_pos + 4'b1; // increment by 0001</pre>
                                                                              end

if (bit_pos == 8 && sample == 15) // when a full bit has been sampled and
state <= RX_STATE_STOP; // bit position has finally reached 7, assign state
 55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
                                                                end
RX_STATE_STOP: begin
                                                                                     o Our baud clock may not be running at exactly the same rate as the transmitter. If we thing that we're at least half way into the stop bit, allow transition into handling the next start bit.
                                                                                            /(sample == 15 || (sample >= 8 && IRx)) begin
state <= RX_STATE_START;
data <= scratch;
ready <= 1 bi;
sample <= 0;
                                                                              end
else begin
sample <= sample + 4'b1;
end
```


UART Code







02. Testbenches

Baud Rate Tb




Transmitter Tb







Receiver Tb



UART Tb

```
| wart.tb.v | wart
```





03. <u>Timing Analysis</u>

