








- An optimizing compiler typically performs a number of compiler optimizations.
- An optimizing compiler cannot guarantee that it will produce optimal code.
- A code-improving transformation is a much more accurate description than a compiler optimization.























- RTLs (also used in CHDLs, Computer Hardware Description Languages), are machine-independent representations of machine-dependent operations.
- An RTL describes the effects of a machine instruction:

```
r[2]=r[4];
                 # move
r[5]=r[6]+r[7];
                 # add
M[r[2]+4]=r[3]; # store
IC=r[2]?r[3];
                 # compare
```

VPO Overview

Register Transfer Lists (cont.)

- RTLs (like instructions) can have multiple effects, which are treated as being accomplished in parallel.
- An RTL describes the effects of a machine instruction:

• Transfers of control update the program counter.

```
PC=L12;
              # unconditional
PC=IC<0,L12; # conditional
```

• Complex instructions can be represented using a function call notation



- RTL Register Transfer List
- $\{dst = src;\}+$
- dst
 - register (general-purpose or special)
 - memory reference
- src
 - any expression that is legal for the machine

VPO (cont.) CF Phase Order Control Flow Opts VPO Overview Code Expander Why Use RTLs As a Notation for Instruction Representation?

- Since the general RTL form is machine independent, the algorithms that manipulate RTLs are also machine independent.
- RTLs allow optimizations to be performed at the machine level since they represent machine specific instructions.
- Because RTLs are well-defined, it is possible to construct recognizers that can determine if an RTL represents a legal instruction on a target machine.

Why Use RTLs As a Notation for Instruction Representation? (cont.)

- The RTL notation is flexible enough to represent instructions in all optimization phases.
- The notation is easier to understand than other forms:
 - trees
 - stacks
- Easy to understand the effect of an optimization since each RTL represents an instruction on the machine.

Code Expander

- Accepts a sequence of intermediate language operations and translates them into a corresponding sequence of RTLs.
- Code expanders are machine-dependent. Each RTL they emit must denote a valid machine instruction on the target machine.
- Code expanders are dependent on the source language since they must establish the calling conventions of that language.
- With m front ends and n back ends, there would be m*n code expanders.

- The code expander does not assign temporaries to hardware registers.
- Pseudo registers are used instead. They are the same form as hardware registers, except the numbers are higher.
- Any time a new value is needed to be assigned to a unique temporary, the next higher pseudo register is used.



- VPO limits the number of pseudo registers at compiler installation time.
- A pseudo register is never live across C statements. A counter is reset at each new statement to allow us to start reusing pseudo registers.
- A pseudo register could be live across a basic block as some C statements contain more than one basic block.


- Associated with RTLs are dead register lists.
- A dead register indicates that the RTL contains the last use of the value in this register.
- Example of a dead register:

Dead Registers (cont.)

- The writer of the code expander explicitly indicates the points where register values become dead. This information could be calculated, but it saves compilation time to have the code expander indicate it.
- One way the dead register information is used is to indicate to the register assignment phase that the hardware register bound to a pseudo register is now free to be bound to another pseudo register



- The code expander also represents the calling conventions for function calls.
 - passing arguments in registers and/or on the run-time stack
 - mechanism to return the function result
 - which registers should have their values preserved by called functions



Example of a Code Expander RTLs

• a=a+1; translated into expanded RTLs

```
r[32]=r[30]+1_a;

r[33]=R[r[32]]; r[32]:

r[34]=1;

r[33]=r[33]+r[34]; r[34]:

r[35]=r[30]+1_a;

R[r[35]]=r[33]; r[33]:r[35]:
```

Another Example of a Code Expander RTLs

- There is not always a 1 to 1 mapping between intermediate operations and RTLs.
- For example, global addresses have to be constructed on the SPARC.

```
Name a global
=>
r[32]=HI[_a];
r[32]=r[32]+L0[_a];
```





Code Expander


char	value	description
'+'	RTLINE	register transfer list
,_,	ASMLINE	line passed to the assembler
, ,	DELAYLINE	line passed to assembler after function
't'	TRASHLINE	tells CSE phase what values are no longer available
'u'	USELINE	a hardware register has been implicitly used
'r'	RESLINE	a hardware register has been implicitly assigned a value
's'	SIDEFFECT	also represents implicit uses
'c'	CASELINE	used to build a table of addresses for a C switch stmt
'f'	FUNCNAME	name of the function
'#'	COMMENT	comment
'S'	SETLINE	indicates that a list of registers could be set at this point
,C,	CSLINE	indicates callersave registers at point of call
'P'	PARMLINE	contains list of register arguments read by callee
'm'		maps register types to characters
'n'		name of the source file
'd'		declaration of a variable
'L'		label for a basic block
,*,		function separator
'1'		source file line number





- register assignment
 - Assigns pseudo registers (temporary values) to hardware registers.
- fixing function entry and exit
 - Adds code at the function prologue and epilogue to allocate/deallocate space on the runtime stack for the activation record, save and restore callee-save registers, etc.


























- A basic block is a sequence of instructions (operations or statements) having only one entry point and one exit point.
- Basic blocks are determined by encountering:
 - labels
 - transfers of control
 - unconditional jumps (direct and indirect)
 - conditional branches
 - calls (direct and indirect)










Intro VPO Overview Code Expander VPO (cont.) CF Phase Order Control Flow Opts Inst Sel Coder of Optimizations in VPO (cont.)

various branch optimizations seen before fixing function entry and exit instruction scheduling filling delay slots useless jump elimination branch chaining



Phase Order

- Why does an optimizer need to know the flow of control between basic blocks?
 - eliminate unreachable code
 - perform various branch optimizations
 - calculate data-flow information
 - locating loops


```
    If a basic block contains a single instruction that is an unconditional jump, then each block that is a predecessor that jumps or branches to this block can jump instead to the target of the unconditional jump.
    L19 in the conditional branch below can be replaced by L20:

            PC=IC<0,L19;</li>
            L19:
            PC=L20;
```

Control Flow Opts


• If a block ends with a jump (conditional or unconditional) and the target of the jump is the block that positionally follows the jump, then the jump can be deleted.

```
PC=L5;
L5:
```






- If a basic block does not end with a transfer of control, has only one successor, and its successor has only this block as a predecessor, then the two blocks can be merged.
- Why merge blocks?
 - Allows some global code-improving transformations to be applied as local transformations.
 - Reduces the number of basic blocks, which will reduce the time and space required for subsequent data and control-flow analysis.



Basic Block Reorganization to Eliminate Unconditional Jumps

• If a basic block ends with an unconditional jump and the target block is not reached by falling into it from another block, then the unconditional jump can be eliminated by moving the target block and its positional successors to follow the block with the unconditional jump.



```
Intro
Occide Expander
Occide E
```

• Consider the code that would be generated for a C switch statement.


```
switch (expr) {
   case e1: ...
   case e2: ...
   case e3: ...
   default: ...
}
```

```
Code Generated for a Switch Statement

code to evaluate expr;
jump to test;
L1: code for statements at e1
L2: code for statements at e3
...
LD: code for default case
goto next;
test: linear search, binary search, or indirect jump
next: ...
```

Jump Elimination by Reversing Conditional Branches

- An unconditional jump can be eliminated when the following conditions hold.
 - Block A contains a conditional branch.
 - Block B contains only an unconditional jump and positionally follows block A.
 - Block C is target of branch in block A and positionally follows block B.
 - There are no jumps to block B.





- May be able to exploit opportunities after other code-improving transformations have been applied.
- The range of conditional branches on some machines is very limited.



- Instruction selection in VPO involves combining two or three instructions together into a single instruction that is valid for that machine.
- A recognizer developed from a machine description verifies if the merged effects of the combined instructions is valid.

```
r[17]=5;
r[16]=r[16]+r[17]; r[17]:
=>
r[17]=5; r[16]=r[16]+5; r[17]:
=>
r[16]=r[16]+5;
```

Instruction Selection (cont.)

- Instruction selection was often accomplished as a peephole optimization. Pairs or triples of instructions are replaced by a single instruction according to a predefined template of patterns.
- Unlike most peephole optimizers, VPO allows instructions to be combined that are not contiguous.

Links for Instruction Selection

• VPO uses data-flow analysis information to define links based on where a register is set and is first used.

```
1    r[17]=5;
    r[16]=R[_base];
3 {1,2} r[16]=r[16]+r[17]; r[17]:
=>
2    r[16]=R[_base];
3 {2}    r[16]=r[16]+5;
```



- An instruction is simplified before checking the machine description to see if it is legal.
- constant folding

```
r[16]=r[16]+5;
r[17]=r[16]+6; r[16]:
=>
r[17]=r[16]+5+6; r[16]:
=>
r[17]=r[16]+11; r[16]:
```

```
Instruction Simplification (cont.)
```

algebraic simplication

```
r[5]=r[5]+0; => r[5]=r[5];
r[5]=r[5]-0; => r[5]=r[5];
r[5]=r[5]*1; => r[5]=r[5];
r[5]=r[5]/1; => r[5]=r[5];
```

• multiple unary operators

```
r[18]=~r[15]; => r[18]=r[15];
r[18]=--r[15]; => r[18]=r[15];
```