

EE 337: MICROPROCESSOR LAB

LAB NO. 09 - B

YASWANTH RAM KUMAR 23B1277

DEPT. OF ELECTRICAL ENGINEERING INDIAN INSTITUTE OF TECHNOLOGY BOMBAY

Aim

In this part of the project, we have implemented board-to-board communication using the SPI protocol. The Master board first sends two prime numbers to the Slave board via SPI. Upon receiving the numbers, the Slave performs their addition and displays the sum on its LCD. It then checks whether the resulting sum is a prime number. Based on this check, the Slave sends a response back to the Master, which then displays either "PRIME" or "NOT PRIME" on its own LCD.

SPCON Register Configuration

From the AT89C5131A datasheet https://wwl.microchip.com/downloads/en/DeviceDoc/doc4337.pdf, the SPCON register is configured with the hexadecimal value 0x7F for Master and 0x6F for Slave, based on the following bit settings:

Bit	Name	Description	Master Value	Slave Value
7	SPR2	Reserved (must be 0)	0	0
6	SPEN	1 = Enable SPI	1	1
5	SSDIS	1 = Disable Slave Select (SSBAR)	1	1
4	MSTR	1 = Set MCU as SPI Master	1	0
3	CPOL	1 = SCK idle high	1	1
2	CPHA	1 = Data sampled on the second edge	1	1
1–0	SPR1:0	$11 = SPI Clock = F_{clk}/16$	11	11

Master Configuration:

Binary Representation: 0b01111111

Hexadecimal Value: 0x7F

Slave Configuration:

Binary Representation: 0b01101111

Hexadecimal Value: 0x6F

Code Files and SPI Register Explanation

The SPI communication setup in this project was implemented from scratch based on the AT89C5131 datasheet. Two separate files were created: master_SPI.c and slave_SPI.c, which contain the full implementation for the SPI Master and SPI Slave respectively. Instead of using the provided SPI.h file, we directly accessed and configured the necessary Special Function Registers (SFRs) for SPI, allowing for better understanding and finer control over the protocol.

SPDAT (SPI Data Register): This is the data register used for both transmitting and receiving a byte via SPI. Writing to SPDAT initiates the transmission, and once the transfer is complete, the received data from the slave (or master, depending on the mode) is available in the same register.

SPSTA (SPI Status Register): This register contains status flags related to SPI transmission. The most important bit used in our code is:

• SPIF (SPI Interrupt Flag) { Bit 7: This bit is automatically set by hardware when a data transfer is complete, indicating that the SPDAT register now contains valid received data. Our code continuously checks this bit (using SPSTA & 0x80) to determine when it's safe to read from SPDAT.

Overall, this approach ensures tight control of SPI communication and provides valuable experience in low-level embedded system programming.

Master Code Explanation

```
// LCD is initialized and a greeting message with animated dots is shown
  lcd_init();
 master_greet_lcd(); // Displays "SPI Master" and "Running..." with animation
  // SPI initialized in Master mode (CPOL=1, CPHA=1), Fclk/16
  SPCON = 0x7F;
 msdelay(500);
  // Clear LCD, notify that primes are being sent
10 lcd cmd(0x01);
11 lcd_cmd(0x80);
12 lcd_write_string("Sending Primes");
13
 // Two primes (2 and 3) are sent with 1s delay
14
15 spi_send(prime1);
16 msdelay (1000);
17 spi_send(prime2);
18 msdelay(1000);
20 // Display waiting message and delay to ensure slave has processed
21 lcd cmd(0xC0);
22 lcd_write_string("Waiting Result");
23 msdelay (1500);
24
25 // Send dummy byte to receive result from slave
_{26} response = spi\_send(0x00);
27
28 // Interpret response: 1 = Prime, 2 = Not Prime
29
 lcd\_cmd(0x01);
30 lcd_cmd(0x80);
31 if (response == 1) {
     lcd_write_string("Sum is Prime");
32
 } else if (response == 2) {
33
     lcd_write_string("Sum Not Prime");
34
 } else {
35
     lcd_write_string("Unexpected Val");
36
      lcd_cmd(0xC0);
37
      lcd_write_char(response+'0');
38
39
 }
```

Listing 1: SPI Master Code

Slave Code Explanation

```
// LCD initialized, and "SPI Slave" + "Waiting..." animation is displayed
 lcd_init();
3 slave_greet_lcd();
  // SPI initialized in Slave mode (CPOL=1, CPHA=1)
 SPCON = 0x6F;
7 msdelay (500);
  // Show waiting for incoming data
10 lcd_cmd(0x01);
11 lcd_cmd(0x80);
 lcd_write_string("Waiting Data");
12
13
 while (1) {
14
      // Wait for SPI data
15
      while (!(SPSTA & 0x80));
16
      received = SPDAT;
17
18
      // First byte received is primel, store and show it
19
      if (!received_first) {
20
          prime1 = received;
21
          received_first = 1;
22
23
          lcd\_cmd(0x01);
24
          lcd\_cmd(0x80);
25
          lcd_write_string("Got Prime1:");
26
          1cd\_cmd(0xC0);
27
          int_to_string(prime1, buffer);
28
          lcd_write_string(buffer);
29
30
      // Second byte received is prime2, then compute and send result
31
32
      else {
          prime2 = received;
33
          lcd\_cmd(0x01);
34
          lcd\_cmd(0x80);
35
          lcd_write_string("Got Prime2:");
36
37
          lcd_cmd(0xC0);
          int_to_string(prime2, buffer);
38
          lcd_write_string(buffer);
39
40
          msdelay(1000);
41
42
          sum = prime1 + prime2;
43
          lcd\_cmd(0x01);
44
          lcd_cmd(0x80);
45
          lcd_write_string("Sum:");
46
47
          int_to_string(sum, buffer);
48
          lcd_write_string(buffer);
49
          msdelay(1000);
50
```

Listing 2: SPI Slave Code

```
Slave Code Continued...
51
          if (is_prime(sum)) {
52
               SPDAT = 1; // Send 1 if prime
53
               lcd_cmd(0xC0);
54
               lcd_write_string("Sum is Prime");
55
               while(1); // Halt
56
          } else {
57
               SPDAT = 2; // Send 2 if not prime
58
               lcd_cmd(0xC0);
59
               lcd_write_string("Not Prime");
60
               while(1); // Halt
61
          }
62
63
          msdelay(1000); // Wait before resetting state
64
          received_first = 0;
65
          lcd_cmd(0x01);
66
          lcd_cmd(0x80);
67
          lcd_write_string("Waiting Data");
68
69
70
```

Listing 3: SPI Slave Code Continuation




Figure 1: Outputs on the LCD Screens when 2 and 3 are given as inputs

Demonstration and Verification

Everything has been successfully implemented and tested on the hardware. The SPI communication between the master and slave microcontrollers was verified using the LCD outputs at both ends. The final versions of both master_SPI.c and slave_SPI.c were uploaded and executed as intended. The system was able to send two numbers from the master to the slave, compute the sum on the slave side, determine whether the sum is a prime number, and send back the appropriate response. This entire process was demonstrated live and verified in the presence of the teaching assistants (TAs).

Thank You

23B1277